JP2002076040A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2002076040A5 JP2002076040A5 JP2000261355A JP2000261355A JP2002076040A5 JP 2002076040 A5 JP2002076040 A5 JP 2002076040A5 JP 2000261355 A JP2000261355 A JP 2000261355A JP 2000261355 A JP2000261355 A JP 2000261355A JP 2002076040 A5 JP2002076040 A5 JP 2002076040A5
- Authority
- JP
- Japan
- Prior art keywords
- sealing body
- electrode members
- manufacturing
- semiconductor device
- main surface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 claims description 25
- 238000004519 manufacturing process Methods 0.000 claims description 14
- 238000007789 sealing Methods 0.000 claims 24
- 239000000758 substrate Substances 0.000 claims 7
- 230000015572 biosynthetic process Effects 0.000 claims 4
- 239000011347 resin Substances 0.000 claims 4
- 229920005989 resin Polymers 0.000 claims 4
- 239000012790 adhesive layer Substances 0.000 claims 3
- 238000000034 method Methods 0.000 claims 2
- 238000007747 plating Methods 0.000 claims 2
- 239000000853 adhesive Substances 0.000 claims 1
- 230000001070 adhesive effect Effects 0.000 claims 1
- 239000000463 material Substances 0.000 claims 1
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000261355A JP2002076040A (ja) | 2000-08-30 | 2000-08-30 | 半導体装置及びその製造方法 |
| US09/910,833 US6838315B2 (en) | 2000-08-30 | 2001-07-24 | Semiconductor device manufacturing method wherein electrode members are exposed from a mounting surface of a resin encapsulator |
| TW090118313A TW543129B (en) | 2000-08-30 | 2001-07-26 | A semiconductor device and a method of manufacturing the same |
| KR1020010052441A KR100859624B1 (ko) | 2000-08-30 | 2001-08-29 | 반도체 장치의 제조 방법 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000261355A JP2002076040A (ja) | 2000-08-30 | 2000-08-30 | 半導体装置及びその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2002076040A JP2002076040A (ja) | 2002-03-15 |
| JP2002076040A5 true JP2002076040A5 (https=) | 2005-03-17 |
Family
ID=18749210
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000261355A Pending JP2002076040A (ja) | 2000-08-30 | 2000-08-30 | 半導体装置及びその製造方法 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US6838315B2 (https=) |
| JP (1) | JP2002076040A (https=) |
| KR (1) | KR100859624B1 (https=) |
| TW (1) | TW543129B (https=) |
Families Citing this family (32)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7026710B2 (en) * | 2000-01-21 | 2006-04-11 | Texas Instruments Incorporated | Molded package for micromechanical devices and method of fabrication |
| JP2002118201A (ja) * | 2000-10-05 | 2002-04-19 | Hitachi Ltd | 半導体装置およびその製造方法 |
| JP3973457B2 (ja) * | 2002-03-15 | 2007-09-12 | シャープ株式会社 | 半導体発光装置 |
| JP2003303919A (ja) * | 2002-04-10 | 2003-10-24 | Hitachi Ltd | 半導体装置及びその製造方法 |
| US6921975B2 (en) * | 2003-04-18 | 2005-07-26 | Freescale Semiconductor, Inc. | Circuit device with at least partial packaging, exposed active surface and a voltage reference plane |
| DE10334576B4 (de) * | 2003-07-28 | 2007-04-05 | Infineon Technologies Ag | Verfahren zum Herstellen eines Halbleiterbauelements mit einem Kunststoffgehäuse |
| CN100555608C (zh) * | 2004-07-15 | 2009-10-28 | 大日本印刷株式会社 | 半导体装置与半导体装置制造用基板及它们的制造方法 |
| JP2006073586A (ja) * | 2004-08-31 | 2006-03-16 | Renesas Technology Corp | 半導体装置の製造方法 |
| US20070111399A1 (en) * | 2005-11-14 | 2007-05-17 | Goida Thomas M | Method of fabricating an exposed die package |
| WO2007057954A1 (ja) * | 2005-11-17 | 2007-05-24 | Fujitsu Limited | 半導体装置及びその製造方法 |
| US20070216033A1 (en) * | 2006-03-20 | 2007-09-20 | Corisis David J | Carrierless chip package for integrated circuit devices, and methods of making same |
| JP2008016630A (ja) * | 2006-07-06 | 2008-01-24 | Matsushita Electric Ind Co Ltd | プリント配線板およびその製造方法 |
| CN101101882A (zh) * | 2006-07-05 | 2008-01-09 | 阎跃军 | 基板树脂封装方法 |
| CN100505246C (zh) * | 2006-09-30 | 2009-06-24 | 卓恩民 | 半导体封装结构及其制法 |
| DE102007034402B4 (de) * | 2006-12-14 | 2014-06-18 | Advanpack Solutions Pte. Ltd. | Halbleiterpackung und Herstellungsverfahren dafür |
| KR100874923B1 (ko) * | 2007-04-02 | 2008-12-19 | 삼성전자주식회사 | 멀티 스택 패키지, 이의 제조 방법 및 이를 제조하기 위한반도체 패키지 금형 |
| JP2009123873A (ja) * | 2007-11-14 | 2009-06-04 | Wen-Gung Sung | 発光ダイオード封止構造およびその製造方法 |
| JP2012506156A (ja) * | 2008-10-17 | 2012-03-08 | オッカム ポートフォリオ リミテッド ライアビリティ カンパニー | はんだを使用しないフレキシブル回路アセンブリおよび製造方法 |
| TWI414048B (zh) * | 2008-11-07 | 2013-11-01 | 先進封裝技術私人有限公司 | 半導體封裝件與其製造方法 |
| TWI381496B (zh) * | 2009-01-23 | 2013-01-01 | 億光電子工業股份有限公司 | 封裝基板結構與晶片封裝結構及其製程 |
| US20120241926A1 (en) * | 2011-03-23 | 2012-09-27 | Zigmund Ramirez Camacho | Integrated circuit packaging system with leveling standoff and method of manufacture thereof |
| US8420448B2 (en) * | 2011-03-24 | 2013-04-16 | Stats Chippac Ltd. | Integrated circuit packaging system with pads and method of manufacture thereof |
| JP5798834B2 (ja) | 2011-08-08 | 2015-10-21 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
| TWI500124B (zh) | 2011-11-29 | 2015-09-11 | 先進封裝技術私人有限公司 | 基板結構、半導體封裝元件及基板結構之製造方法 |
| TWI476841B (zh) * | 2012-03-03 | 2015-03-11 | 矽品精密工業股份有限公司 | 半導體封裝件及其製法 |
| JP5919087B2 (ja) * | 2012-05-10 | 2016-05-18 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法および半導体装置 |
| TWI488275B (zh) * | 2013-05-20 | 2015-06-11 | 矽品精密工業股份有限公司 | 半導體封裝件之製法 |
| DE102014103942B4 (de) * | 2014-03-21 | 2024-05-02 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | Verfahren zur Herstellung eines Gehäuses für ein elektronisches Bauelement und eines elektronischen Bauelements, Gehäuse für ein elektronisches Bauelement und elektronisches Bauelement |
| JP2015213151A (ja) * | 2014-04-16 | 2015-11-26 | 株式会社村田製作所 | 半導体パッケージおよびこれを備える半導体モジュール |
| JP6986385B2 (ja) * | 2016-08-22 | 2021-12-22 | ローム株式会社 | 半導体装置、半導体装置の実装構造 |
| JP6612723B2 (ja) * | 2016-12-07 | 2019-11-27 | 株式会社東芝 | 基板装置 |
| US9978613B1 (en) | 2017-03-07 | 2018-05-22 | Texas Instruments Incorporated | Method for making lead frames for integrated circuit packages |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2781019B2 (ja) * | 1989-09-06 | 1998-07-30 | 新光電気工業株式会社 | 半導体装置およびその製造方法 |
| JP2781020B2 (ja) * | 1989-09-06 | 1998-07-30 | モトローラ・インコーポレーテッド | 半導体装置およびその製造方法 |
| US5435482A (en) * | 1994-02-04 | 1995-07-25 | Lsi Logic Corporation | Integrated circuit having a coplanar solder ball contact array |
| US5972736A (en) * | 1994-12-21 | 1999-10-26 | Sun Microsystems, Inc. | Integrated circuit package and method |
| US5661086A (en) * | 1995-03-28 | 1997-08-26 | Mitsui High-Tec, Inc. | Process for manufacturing a plurality of strip lead frame semiconductor devices |
| JP3170199B2 (ja) * | 1996-03-15 | 2001-05-28 | 株式会社東芝 | 半導体装置及びその製造方法及び基板フレーム |
| US5989939A (en) * | 1996-12-13 | 1999-11-23 | Tessera, Inc. | Process of manufacturing compliant wirebond packages |
| JP3032964B2 (ja) * | 1996-12-30 | 2000-04-17 | アナムインダストリアル株式会社 | ボールグリッドアレイ半導体のパッケージ及び製造方法 |
| EP2015359B1 (en) * | 1997-05-09 | 2015-12-23 | Citizen Holdings Co., Ltd. | Process for manufacturing a semiconductor package and circuit board substrate |
| JP2954148B1 (ja) | 1998-03-25 | 1999-09-27 | 松下電子工業株式会社 | 樹脂封止型半導体装置の製造方法およびその製造装置 |
| US6235387B1 (en) * | 1998-03-30 | 2001-05-22 | 3M Innovative Properties Company | Semiconductor wafer processing tapes |
| JP3424184B2 (ja) | 1998-05-13 | 2003-07-07 | 株式会社三井ハイテック | 樹脂封止型半導体装置 |
| US6117797A (en) * | 1998-09-03 | 2000-09-12 | Micron Technology, Inc. | Attachment method for heat sinks and devices involving removal of misplaced encapsulant |
| US6208020B1 (en) * | 1999-02-24 | 2001-03-27 | Matsushita Electronics Corporation | Leadframe for use in manufacturing a resin-molded semiconductor device |
| US6291884B1 (en) * | 1999-11-09 | 2001-09-18 | Amkor Technology, Inc. | Chip-size semiconductor packages |
| US6404648B1 (en) * | 2001-03-30 | 2002-06-11 | Hewlett-Packard Co. | Assembly and method for constructing a multi-die integrated circuit |
-
2000
- 2000-08-30 JP JP2000261355A patent/JP2002076040A/ja active Pending
-
2001
- 2001-07-24 US US09/910,833 patent/US6838315B2/en not_active Expired - Fee Related
- 2001-07-26 TW TW090118313A patent/TW543129B/zh active
- 2001-08-29 KR KR1020010052441A patent/KR100859624B1/ko not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2002076040A5 (https=) | ||
| TWI567897B (zh) | 薄型扇出式多晶片堆疊封裝構造與製造方法 | |
| KR101297015B1 (ko) | 리드프레임을 이용한 팬-아웃 반도체 패키지 제조방법, 이에 의한 반도체 패키지 및 패키지 온 패키지 | |
| TWI527175B (zh) | 半導體封裝件、基板及其製造方法 | |
| US8236613B2 (en) | Wafer level chip scale package method using clip array | |
| JP2009529804A (ja) | 半導体デバイスのパッケージング | |
| CN105575825A (zh) | 芯片封装方法及封装组件 | |
| KR20220030005A (ko) | 반도체 패키지 및 반도체 패키지의 제조 방법 | |
| TW200532827A (en) | Method for making leadless semiconductor package | |
| JP2001035998A (ja) | ウェーハレベルスタックパッケージ及びその製造方法 | |
| CN107919331A (zh) | 无引线框架的表面安装半导体器件 | |
| TW201239998A (en) | Method for mold array process to prevent peripheries of substrate exposed | |
| TW200406810A (en) | Semiconductor device and manufacturing method of manufacturing the same | |
| TW201705426A (zh) | 樹脂密封型半導體裝置及其製造方法 | |
| CN102569275B (zh) | 堆叠式半导体封装结构及其制造方法 | |
| TW200805590A (en) | Semiconductor package and fabrication method thereof | |
| US11715714B2 (en) | Semiconductor devices and methods of manufacturing semiconductor devices | |
| TWI224840B (en) | Method for fabricating flip chip ball grid array package | |
| TWI760836B (zh) | 公共源極平面網格陣列封裝 | |
| CN111627857A (zh) | 封装方法及封装结构 | |
| TWI466199B (zh) | 具有晶圓尺寸貼片的封裝方法 | |
| KR101134706B1 (ko) | 리드 프레임 및 이의 제조 방법 | |
| TWI399818B (zh) | 阻絕金屬離子散發至晶片之半導體封裝構造 | |
| US7635642B2 (en) | Integrated circuit package and method for producing it | |
| CN101388380A (zh) | 导线架在芯片及芯片在导线架的多芯片堆叠结构 |