JP2000091535A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2000091535A5 JP2000091535A5 JP1998258936A JP25893698A JP2000091535A5 JP 2000091535 A5 JP2000091535 A5 JP 2000091535A5 JP 1998258936 A JP1998258936 A JP 1998258936A JP 25893698 A JP25893698 A JP 25893698A JP 2000091535 A5 JP2000091535 A5 JP 2000091535A5
- Authority
- JP
- Japan
- Prior art keywords
- insulating layer
- forming
- misfet
- gate electrode
- region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims description 43
- 239000004020 conductor Substances 0.000 claims description 21
- 238000004519 manufacturing process Methods 0.000 claims description 19
- 239000000758 substrate Substances 0.000 claims description 19
- 125000006850 spacer group Chemical group 0.000 claims description 6
- 239000010410 layer Substances 0.000 claims 84
- 238000005530 etching Methods 0.000 claims 7
- 239000011229 interlayer Substances 0.000 claims 5
- 238000000059 patterning Methods 0.000 claims 4
- 238000005498 polishing Methods 0.000 claims 4
- 239000011159 matrix material Substances 0.000 claims 3
- 229910052581 Si3N4 Inorganic materials 0.000 claims 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical group O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims 2
- 238000000034 method Methods 0.000 claims 2
- 229910021332 silicide Inorganic materials 0.000 claims 2
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims 2
- 229910052814 silicon oxide Inorganic materials 0.000 claims 2
- 238000002844 melting Methods 0.000 claims 1
- 230000008018 melting Effects 0.000 claims 1
- 239000002184 metal Substances 0.000 claims 1
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP25893698A JP3869128B2 (ja) | 1998-09-11 | 1998-09-11 | 半導体集積回路装置の製造方法 |
| TW088113474A TW419813B (en) | 1998-09-11 | 1999-08-06 | Method for manufacturing a semiconductor integrated circuit device |
| US09/393,623 US6069038A (en) | 1998-09-11 | 1999-09-10 | Method of manufacturing a semiconductor integrated circuit device |
| KR1019990038505A KR20000023044A (ko) | 1998-09-11 | 1999-09-10 | 반도체집적회로장치의 제조방법 |
| KR1019990038531A KR100702869B1 (ko) | 1998-09-11 | 1999-09-10 | 반도체집적회로장치의 제조방법 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP25893698A JP3869128B2 (ja) | 1998-09-11 | 1998-09-11 | 半導体集積回路装置の製造方法 |
Related Child Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2006237447A Division JP4357511B2 (ja) | 2006-09-01 | 2006-09-01 | 半導体集積回路装置の製造方法 |
| JP2006237446A Division JP4357510B2 (ja) | 2006-09-01 | 2006-09-01 | 半導体集積回路装置の製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2000091535A JP2000091535A (ja) | 2000-03-31 |
| JP2000091535A5 true JP2000091535A5 (enExample) | 2005-09-29 |
| JP3869128B2 JP3869128B2 (ja) | 2007-01-17 |
Family
ID=17327108
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP25893698A Expired - Fee Related JP3869128B2 (ja) | 1998-09-11 | 1998-09-11 | 半導体集積回路装置の製造方法 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US6069038A (enExample) |
| JP (1) | JP3869128B2 (enExample) |
| KR (2) | KR20000023044A (enExample) |
| TW (1) | TW419813B (enExample) |
Families Citing this family (27)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6838320B2 (en) * | 2000-08-02 | 2005-01-04 | Renesas Technology Corp. | Method for manufacturing a semiconductor integrated circuit device |
| US6218288B1 (en) | 1998-05-11 | 2001-04-17 | Micron Technology, Inc. | Multiple step methods for forming conformal layers |
| JP3911585B2 (ja) * | 1999-05-18 | 2007-05-09 | 富士通株式会社 | 半導体装置およびその製造方法 |
| KR100359246B1 (ko) * | 1999-09-29 | 2002-11-04 | 동부전자 주식회사 | 적층형 캐패시터를 갖는 반도체 장치 제조 방법 |
| JP2001176964A (ja) * | 1999-12-16 | 2001-06-29 | Mitsubishi Electric Corp | 半導体装置および半導体装置製造方法 |
| US6251726B1 (en) * | 2000-01-21 | 2001-06-26 | Taiwan Semiconductor Manufacturing Company | Method for making an enlarged DRAM capacitor using an additional polysilicon plug as a center pillar |
| JP4057770B2 (ja) | 2000-10-11 | 2008-03-05 | 株式会社ルネサステクノロジ | 半導体集積回路装置 |
| US6403423B1 (en) | 2000-11-15 | 2002-06-11 | International Business Machines Corporation | Modified gate processing for optimized definition of array and logic devices on same chip |
| KR100574715B1 (ko) * | 2001-01-30 | 2006-04-28 | 가부시키가이샤 히타치세이사쿠쇼 | 반도체 집적 회로 장치 |
| US6486033B1 (en) * | 2001-03-16 | 2002-11-26 | Taiwan Semiconductor Manufacturing Company | SAC method for embedded DRAM devices |
| JP3863391B2 (ja) * | 2001-06-13 | 2006-12-27 | Necエレクトロニクス株式会社 | 半導体装置 |
| KR100404480B1 (ko) * | 2001-06-29 | 2003-11-05 | 주식회사 하이닉스반도체 | 반도체 소자의 제조방법 |
| JP4911838B2 (ja) * | 2001-07-06 | 2012-04-04 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
| US6518151B1 (en) * | 2001-08-07 | 2003-02-11 | International Business Machines Corporation | Dual layer hard mask for eDRAM gate etch process |
| US6730553B2 (en) * | 2001-08-30 | 2004-05-04 | Micron Technology, Inc. | Methods for making semiconductor structures having high-speed areas and high-density areas |
| US6501120B1 (en) * | 2002-01-15 | 2002-12-31 | Taiwan Semiconductor Manufacturing Company, Ltd | Capacitor under bitline (CUB) memory cell structure employing air gap void isolation |
| JP2004111414A (ja) * | 2002-09-13 | 2004-04-08 | Renesas Technology Corp | 半導体装置の製造方法 |
| DE10314595B4 (de) * | 2003-03-31 | 2006-05-04 | Infineon Technologies Ag | Verfahren zur Herstellung von Transistoren unterschiedlichen Leitungstyps und unterschiedlicher Packungsdichte in einem Halbleitersubstrat |
| TWI223392B (en) * | 2003-04-07 | 2004-11-01 | Nanya Technology Corp | Method of filling bit line contact via |
| US8118869B2 (en) * | 2006-03-08 | 2012-02-21 | Flexuspine, Inc. | Dynamic interbody device |
| KR100869236B1 (ko) * | 2006-09-14 | 2008-11-18 | 삼성전자주식회사 | 커패시터 제조 방법 및 이를 사용한 디램 장치의 제조 방법 |
| JP2008108761A (ja) * | 2006-10-23 | 2008-05-08 | Elpida Memory Inc | ダイナミックランダムアクセスメモリの製造方法 |
| WO2008157208A2 (en) | 2007-06-13 | 2008-12-24 | Incyte Corporation | Salts of the janus kinase inhibitor (r)-3-(4-(7h-pyrrolo[2,3-d]pyrimidin-4-yl)-1h-pyrazol-1-yl)-3-cyclopentylpropanenitrile |
| US20090001438A1 (en) * | 2007-06-29 | 2009-01-01 | Doyle Brian S | Isolation of MIM FIN DRAM capacitor |
| JP2009200517A (ja) * | 2009-04-28 | 2009-09-03 | Renesas Technology Corp | 半導体装置の製造方法 |
| JP2011049601A (ja) * | 2010-12-03 | 2011-03-10 | Renesas Electronics Corp | 半導体装置 |
| CN106463352B (zh) * | 2014-06-13 | 2020-06-19 | 英特尔公司 | 借助于电子束的层上单向金属 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR0144902B1 (ko) * | 1995-04-17 | 1998-07-01 | 김광호 | 불휘발성 메모리장치 및 그 제조방법 |
| TW318933B (en) * | 1996-03-08 | 1997-11-01 | Hitachi Ltd | Semiconductor IC device having a memory and a logic circuit implemented with a single chip |
| US5792681A (en) * | 1997-01-15 | 1998-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fabrication process for MOSFET devices and a reproducible capacitor structure |
| US6008084A (en) * | 1998-02-27 | 1999-12-28 | Vanguard International Semiconductor Corporation | Method for fabricating low resistance bit line structures, along with bit line structures exhibiting low bit line to bit line coupling capacitance |
-
1998
- 1998-09-11 JP JP25893698A patent/JP3869128B2/ja not_active Expired - Fee Related
-
1999
- 1999-08-06 TW TW088113474A patent/TW419813B/zh not_active IP Right Cessation
- 1999-09-10 KR KR1019990038505A patent/KR20000023044A/ko not_active Ceased
- 1999-09-10 KR KR1019990038531A patent/KR100702869B1/ko not_active Expired - Fee Related
- 1999-09-10 US US09/393,623 patent/US6069038A/en not_active Expired - Lifetime
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2000091535A5 (enExample) | ||
| JP2616569B2 (ja) | 半導体集積回路装置の製造方法 | |
| JPH02273934A (ja) | 半導体素子およびその製造方法 | |
| JPS58116777A (ja) | Mesfet半導体装置の製造方法 | |
| JP2004047608A5 (enExample) | ||
| JP3264241B2 (ja) | 半導体装置の製造方法 | |
| JP2005109389A5 (enExample) | ||
| JP2003152101A5 (ja) | 半導体集積回路装置の製造方法 | |
| JP3298509B2 (ja) | 半導体装置の製造方法 | |
| JP2002076149A5 (enExample) | ||
| JP4672197B2 (ja) | 半導体記憶装置の製造方法 | |
| JP2000196017A5 (ja) | 半導体装置の製造方法 | |
| US6297084B1 (en) | Method for fabricating semiconductor memory | |
| JPH08321591A (ja) | 半導体装置及びその製造方法 | |
| JP2000223699A (ja) | 半導体装置の製造方法 | |
| JPH0254960A (ja) | 半導体装置の製造方法 | |
| JP2003158196A5 (enExample) | ||
| JPH039572A (ja) | 半導体装置の製造方法 | |
| JP2005005510A (ja) | 半導体装置及びその製造方法 | |
| JPH08241988A (ja) | 半導体集積回路装置およびその製造方法 | |
| KR100533378B1 (ko) | 플러그폴리를 이용한 반도체소자의 수직 배선 형성방법 | |
| JP2005166714A (ja) | 半導体装置の製造方法 | |
| JPH0142147B2 (enExample) | ||
| JPH0682758B2 (ja) | 半導体集積回路の形成方法 | |
| JP3955123B2 (ja) | Mosトランジスタの製造方法 |