FR2767603B1 - Procede de fabrication d'un dispositif a semiconducteur sur un substrat semiconducteur - Google Patents

Procede de fabrication d'un dispositif a semiconducteur sur un substrat semiconducteur

Info

Publication number
FR2767603B1
FR2767603B1 FR9805533A FR9805533A FR2767603B1 FR 2767603 B1 FR2767603 B1 FR 2767603B1 FR 9805533 A FR9805533 A FR 9805533A FR 9805533 A FR9805533 A FR 9805533A FR 2767603 B1 FR2767603 B1 FR 2767603B1
Authority
FR
France
Prior art keywords
manufacturing
semiconductor device
semiconductor
semiconductor substrate
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR9805533A
Other languages
English (en)
French (fr)
Other versions
FR2767603A1 (fr
Inventor
Shigenobu Maeda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of FR2767603A1 publication Critical patent/FR2767603A1/fr
Application granted granted Critical
Publication of FR2767603B1 publication Critical patent/FR2767603B1/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/24—Alloying of impurity materials, e.g. doping materials, electrode materials, with a semiconductor body
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/201—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates the substrates comprising an insulating layer on a semiconductor body, e.g. SOI
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01—Manufacture or treatment

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Thin Film Transistor (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
FR9805533A 1997-08-22 1998-04-30 Procede de fabrication d'un dispositif a semiconducteur sur un substrat semiconducteur Expired - Fee Related FR2767603B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9226289A JPH1168103A (ja) 1997-08-22 1997-08-22 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
FR2767603A1 FR2767603A1 (fr) 1999-02-26
FR2767603B1 true FR2767603B1 (fr) 2003-07-04

Family

ID=16842888

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9805533A Expired - Fee Related FR2767603B1 (fr) 1997-08-22 1998-04-30 Procede de fabrication d'un dispositif a semiconducteur sur un substrat semiconducteur

Country Status (6)

Country Link
US (1) US6008077A (cg-RX-API-DMAC7.html)
JP (1) JPH1168103A (cg-RX-API-DMAC7.html)
KR (1) KR100261646B1 (cg-RX-API-DMAC7.html)
DE (1) DE19819438C2 (cg-RX-API-DMAC7.html)
FR (1) FR2767603B1 (cg-RX-API-DMAC7.html)
TW (1) TW371789B (cg-RX-API-DMAC7.html)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11317527A (ja) * 1998-05-06 1999-11-16 Mitsubishi Electric Corp 半導体装置及びその製造方法
US6555455B1 (en) * 1998-09-03 2003-04-29 Micron Technology, Inc. Methods of passivating an oxide surface subjected to a conductive material anneal
TW405164B (en) * 1999-01-04 2000-09-11 United Microelectronics Corp Method for manufacturing self-aligned silicide
US6121091A (en) * 1999-01-19 2000-09-19 Taiwan Semiconductor Manufacturing Company Reduction of a hot carrier effect phenomena via use of transient enhanced diffusion processes
US6534826B2 (en) 1999-04-30 2003-03-18 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US6180462B1 (en) * 1999-06-07 2001-01-30 United Microelectronics Corp. Method of fabricating an analog integrated circuit with ESD protection
US6433388B2 (en) * 1999-06-29 2002-08-13 Oki Electric Industry Co., Ltd Semiconductor device with self-aligned areas formed using a supplemental silicon overlayer
KR100322886B1 (ko) * 1999-07-01 2002-02-09 박종섭 반도체장치의 금속 콘택 형성 방법
JP2001077209A (ja) 1999-07-08 2001-03-23 Mitsubishi Electric Corp 半導体装置の製造方法
US6204129B1 (en) * 1999-10-22 2001-03-20 United Microelectronics Corp Method for producing a high-voltage and low-voltage MOS transistor with salicide structure
JP2001196549A (ja) 2000-01-11 2001-07-19 Mitsubishi Electric Corp 半導体装置および半導体装置の製造方法
US6277683B1 (en) * 2000-02-28 2001-08-21 Chartered Semiconductor Manufacturing Ltd. Method of forming a sidewall spacer and a salicide blocking shape, using only one silicon nitride layer
US6441434B1 (en) * 2000-03-31 2002-08-27 Advanced Micro Devices, Inc. Semiconductor-on-insulator body-source contact and method
US6525381B1 (en) 2000-03-31 2003-02-25 Advanced Micro Devices, Inc. Semiconductor-on-insulator body-source contact using shallow-doped source, and method
JP4676069B2 (ja) * 2001-02-07 2011-04-27 パナソニック株式会社 半導体装置の製造方法
US6410371B1 (en) * 2001-02-26 2002-06-25 Advanced Micro Devices, Inc. Method of fabrication of semiconductor-on-insulator (SOI) wafer having a Si/SiGe/Si active layer
US6670263B2 (en) 2001-03-10 2003-12-30 International Business Machines Corporation Method of reducing polysilicon depletion in a polysilicon gate electrode by depositing polysilicon of varying grain size
KR20030052814A (ko) * 2001-12-21 2003-06-27 동부전자 주식회사 반도체소자의 제조방법
DE10208728B4 (de) 2002-02-28 2009-05-07 Advanced Micro Devices, Inc., Sunnyvale Ein Verfahren zur Herstellung eines Halbleiterelements mit unterschiedlichen Metallsilizidbereichen
DE10208904B4 (de) 2002-02-28 2007-03-01 Advanced Micro Devices, Inc., Sunnyvale Verfahren zur Herstellung unterschiedlicher Silicidbereiche auf verschiedenen Silicium enthaltenden Gebieten in einem Halbleiterelement
DE10209059B4 (de) 2002-03-01 2007-04-05 Advanced Micro Devices, Inc., Sunnyvale Ein Halbleiterelement mit unterschiedlichen Metall-Halbleiterbereichen, die auf einem Halbleitergebiet gebildet sind, und Verfahren zur Herstellung des Halbleiterelements
DE10234931A1 (de) 2002-07-31 2004-02-26 Advanced Micro Devices, Inc., Sunnyvale Verfahren zur Herstellung eines Metallsilizidgates in einer standardmässigen MOS-Prozesssequenz
US6815235B1 (en) 2002-11-25 2004-11-09 Advanced Micro Devices, Inc. Methods of controlling formation of metal silicide regions, and system for performing same
KR100588653B1 (ko) * 2002-12-30 2006-06-12 동부일렉트로닉스 주식회사 반도체 소자의 제조방법
KR100559572B1 (ko) * 2003-09-01 2006-03-10 동부아남반도체 주식회사 살리사이드를 갖는 반도체 소자 제조 방법
US7227234B2 (en) * 2004-12-14 2007-06-05 Tower Semiconductor Ltd. Embedded non-volatile memory cell with charge-trapping sidewall spacers
DE102009010883B4 (de) * 2009-02-27 2011-05-26 Amd Fab 36 Limited Liability Company & Co. Kg Einstellen eines nicht-Siliziumanteils in einer Halbleiterlegierung während der FET-Transistorherstellung mittels eines Zwischenoxidationsprozesses
JP2012222023A (ja) * 2011-04-05 2012-11-12 Renesas Electronics Corp 半導体装置の製造方法
US8883598B2 (en) * 2012-03-05 2014-11-11 Taiwan Semiconductor Manufacturing Co., Ltd. Thin capped channel layers of semiconductor devices and methods of forming the same
US10840333B2 (en) * 2018-10-31 2020-11-17 Taiwan Semiconductor Manufacturing Company Limited Semiconductor arrangement and method of manufacture

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4874713A (en) * 1989-05-01 1989-10-17 Ncr Corporation Method of making asymmetrically optimized CMOS field effect transistors
US5262344A (en) * 1990-04-27 1993-11-16 Digital Equipment Corporation N-channel clamp for ESD protection in self-aligned silicided CMOS process
US5021853A (en) * 1990-04-27 1991-06-04 Digital Equipment Corporation N-channel clamp for ESD protection in self-aligned silicided CMOS process
JP2940880B2 (ja) * 1990-10-09 1999-08-25 三菱電機株式会社 半導体装置およびその製造方法
JP3181695B2 (ja) * 1992-07-08 2001-07-03 ローム株式会社 Ｓｏｉ基板を用いた半導体装置の製造方法
US5589423A (en) * 1994-10-03 1996-12-31 Motorola Inc. Process for fabricating a non-silicided region in an integrated circuit
DE19510777C1 (de) * 1995-03-24 1996-06-05 Itt Ind Gmbh Deutsche Verfahren zum Herstellen einer CMOS-Struktur mit ESD-Schutz
US5672527A (en) * 1996-03-08 1997-09-30 United Microelectronics Corp. Method for fabricating an electrostatic discharge protection circuit
US5585299A (en) * 1996-03-19 1996-12-17 United Microelectronics Corporation Process for fabricating a semiconductor electrostatic discharge (ESD) protective device
US5814537A (en) * 1996-12-18 1998-09-29 Sharp Microelectronics Technology,Inc. Method of forming transistor electrodes from directionally deposited silicide

Also Published As

Publication number Publication date
US6008077A (en) 1999-12-28
KR100261646B1 (ko) 2000-08-01
FR2767603A1 (fr) 1999-02-26
JPH1168103A (ja) 1999-03-09
TW371789B (en) 1999-10-11
KR19990022665A (ko) 1999-03-25
DE19819438A1 (de) 1999-03-04
DE19819438C2 (de) 2002-01-24

Similar Documents

Publication Publication Date Title
FR2767603B1 (fr) Procede de fabrication d'un dispositif a semiconducteur sur un substrat semiconducteur
FR2776128B1 (fr) Dispositif a inductance forme sur un substrat semiconducteur
FR2796757B1 (fr) Procede de fabrication de substrat soi et dispositif a semiconducteur
EP1037272A4 (en) SILICON ON ISOLATOR (SOI) SUBSTRATE AND SEMICONDUCTOR COMPONENT AND METHOD FOR THE PRODUCTION THEREOF
FR2788629B1 (fr) Transistor mis et procede de fabrication d'un tel transistor sur un substrat semiconducteur
EP0951057A4 (en) SUBSTRATE SMOOTHING METHOD AND FILM-COATED SUBSTRATE AND METHOD FOR PRODUCING A SEMICONDUCTOR ARRANGEMENT
EP1014453A4 (en) SEMICONDUCTOR COMPONENT AND METHOD FOR THE PRODUCTION THEREOF
EP0627764A3 (de) Verfahren zur Vereinzelung von Chips auf einem Wafer.
FR2790842B1 (fr) Procede de fabrication d'un circuit de test sur une plaquette de silicium
EP1122769A4 (en) SEMICONDUCTOR DEVICE AND PRODUCTION METHOD
EP0738004A4 (en) Method and device for manufacturing semiconductor substrate
EP1199588A4 (en) OPTOELECTRONIC SUBSTRATE, CIRCUIT BOARD, AND METHOD FOR PRODUCING OPTOELECTRONIC SUBSTRATE
FR2769406B1 (fr) Substrat semiconducteur ayant une pellicule d'oxyde enterree et procede de fabrication d'un dispositif a semiconducteur
EP0862222A4 (en) Semiconductor device and process for manufacturing the same
FR2700041B1 (fr) Procédé de fabrication d'un substrat pour carte à circuit intégré.
FR2772982B1 (fr) Substrat d'anode pour un dispositif d'affichage et son procede de fabrication
EP0632499A3 (en) Semiconductor device substrate.
FR2797716B1 (fr) Dispositif a semiconducteur sur un substrat soi
EP1235258A4 (en) METHOD OF CLEANING A SUBSTRATE AND MANUFACTURING METHOD FOR A SEMICONDUCTOR ARRANGEMENT
FR2797999B1 (fr) Procede de fabrication d'une capacite integree sur un substrat de silicium
FR2807873B1 (fr) Procede de fabrication d'un dispositif a semiconducteur utilisant un substrat soi
FR2779008B1 (fr) Procede de fabrication d'un dispositif a semiconducteur
FR2782839B1 (fr) Procede de fabrication d'un dispositif a semiconducteur
FR2643192B1 (fr) Procede de fabrication d'un dispositif semi-conducteur comprenant une electrode en metal refractaire sur un substrat semi-isolant
FR2797523B1 (fr) Procede d'inspection d'un substrat semiconducteur

Legal Events

Date Code Title Description
ST Notification of lapse

Effective date: 20081231