FR2643192B1 - Procede de fabrication d'un dispositif semi-conducteur comprenant une electrode en metal refractaire sur un substrat semi-isolant - Google Patents
Procede de fabrication d'un dispositif semi-conducteur comprenant une electrode en metal refractaire sur un substrat semi-isolantInfo
- Publication number
- FR2643192B1 FR2643192B1 FR8911222A FR8911222A FR2643192B1 FR 2643192 B1 FR2643192 B1 FR 2643192B1 FR 8911222 A FR8911222 A FR 8911222A FR 8911222 A FR8911222 A FR 8911222A FR 2643192 B1 FR2643192 B1 FR 2643192B1
- Authority
- FR
- France
- Prior art keywords
- semi
- manufacturing
- semiconductor device
- device including
- insulating substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 238000000034 method Methods 0.000 title 1
- 239000003870 refractory metal Substances 0.000 title 1
- 239000004065 semiconductor Substances 0.000 title 1
- 239000000758 substrate Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66848—Unipolar field-effect transistors with a Schottky gate, i.e. MESFET
- H01L29/66856—Unipolar field-effect transistors with a Schottky gate, i.e. MESFET with an active layer made of a group 13/15 material
- H01L29/66863—Lateral single gate transistors
- H01L29/66878—Processes wherein the final gate is made before the formation, e.g. activation anneal, of the source and drain regions in the active layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
- H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
- H01L21/02211—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound being a silane, e.g. disilane, methylsilane or chlorosilane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31604—Deposition from a gas or vapour
- H01L21/31608—Deposition of SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76819—Smoothing of the dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Ceramic Engineering (AREA)
- Plasma & Fusion (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Electrodes Of Semiconductors (AREA)
- Junction Field-Effect Transistors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20999488 | 1988-08-24 | ||
JP63325455A JPH02138750A (ja) | 1988-08-24 | 1988-12-22 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2643192A1 FR2643192A1 (fr) | 1990-08-17 |
FR2643192B1 true FR2643192B1 (fr) | 1995-11-17 |
Family
ID=26517794
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR8911222A Expired - Fee Related FR2643192B1 (fr) | 1988-08-24 | 1989-08-24 | Procede de fabrication d'un dispositif semi-conducteur comprenant une electrode en metal refractaire sur un substrat semi-isolant |
Country Status (4)
Country | Link |
---|---|
US (1) | US5322806A (fr) |
JP (1) | JPH02138750A (fr) |
FR (1) | FR2643192B1 (fr) |
GB (1) | GB2222308B (fr) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5139968A (en) * | 1989-03-03 | 1992-08-18 | Mitsubishi Denki Kabushiki Kaisha | Method of producing a t-shaped gate electrode |
DE69224640T2 (de) * | 1991-05-17 | 1998-10-01 | Lam Res Corp | VERFAHREN ZUR BESCHICHTUNG EINES SIOx FILMES MIT REDUZIERTER INTRINSISCHER SPANNUNG UND/ODER REDUZIERTEM WASSERSTOFFGEHALT |
US5304511A (en) * | 1992-09-29 | 1994-04-19 | Mitsubishi Denki Kabushiki Kaisha | Production method of T-shaped gate electrode in semiconductor device |
JP2783276B2 (ja) * | 1995-07-04 | 1998-08-06 | 日本電気株式会社 | 半導体装置の製造方法 |
KR0170498B1 (ko) * | 1995-11-21 | 1999-03-30 | 양승택 | T형 게이트 전극의 형성방법 |
US6613673B2 (en) | 1996-07-16 | 2003-09-02 | Micron Technology, Inc. | Technique for elimination of pitting on silicon substrate during gate stack etch |
US7078342B1 (en) | 1996-07-16 | 2006-07-18 | Micron Technology, Inc. | Method of forming a gate stack |
US6087254A (en) * | 1996-07-16 | 2000-07-11 | Micron Technology, Inc. | Technique for elimination of pitting on silicon substrate during gate stack etch |
US7041548B1 (en) | 1996-07-16 | 2006-05-09 | Micron Technology, Inc. | Methods of forming a gate stack that is void of silicon clusters within a metallic silicide film thereof |
US6544895B1 (en) * | 2000-08-17 | 2003-04-08 | Micron Technology, Inc. | Methods for use of pulsed voltage in a plasma reactor |
US6485572B1 (en) * | 2000-08-28 | 2002-11-26 | Micron Technology, Inc. | Use of pulsed grounding source in a plasma reactor |
US7521307B2 (en) * | 2006-04-28 | 2009-04-21 | International Business Machines Corporation | CMOS structures and methods using self-aligned dual stressed layers |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA1159012A (fr) * | 1980-05-02 | 1983-12-20 | Seitaro Matsuo | Dispositif de deposition de plasma |
US4356623A (en) * | 1980-09-15 | 1982-11-02 | Texas Instruments Incorporated | Fabrication of submicron semiconductor devices |
JPS57162349A (en) * | 1981-03-30 | 1982-10-06 | Fujitsu Ltd | Forming method for multilayer wiring of semiconductor device |
JPS5950567A (ja) * | 1982-09-16 | 1984-03-23 | Hitachi Ltd | 電界効果トランジスタの製造方法 |
US4585668A (en) * | 1983-02-28 | 1986-04-29 | Michigan State University | Method for treating a surface with a microwave or UHF plasma and improved apparatus |
JPS6113626A (ja) * | 1984-06-29 | 1986-01-21 | Hitachi Ltd | プラズマ処理装置 |
JPS61154046A (ja) * | 1984-12-26 | 1986-07-12 | Nec Corp | 半導体装置 |
JPH0697660B2 (ja) * | 1985-03-23 | 1994-11-30 | 日本電信電話株式会社 | 薄膜形成方法 |
JPH0658909B2 (ja) * | 1985-07-15 | 1994-08-03 | 株式会社日立製作所 | 低温プラズマによる成膜方法及び装置 |
JPH0666296B2 (ja) * | 1985-09-20 | 1994-08-24 | 株式会社日立製作所 | プラズマ処理装置 |
JPS6292481A (ja) * | 1985-10-18 | 1987-04-27 | Nec Corp | 半導体装置の製造方法 |
JPH0821594B2 (ja) * | 1986-01-31 | 1996-03-04 | 日本電気株式会社 | 半導体装置の製造方法 |
JPS62274673A (ja) * | 1986-05-22 | 1987-11-28 | Mitsubishi Electric Corp | 半導体装置の製造方法 |
JPS63122225A (ja) * | 1986-11-12 | 1988-05-26 | Fujitsu Ltd | 3元以上の酸化珪素膜の成長方法 |
JPS63132451A (ja) * | 1986-11-21 | 1988-06-04 | Nec Corp | 半導体装置の製造方法 |
DE3856483T2 (de) * | 1987-03-18 | 2002-04-18 | Kabushiki Kaisha Toshiba, Kawasaki | Verfahren zur Herstellung von Dünnschichten |
JPH02103939A (ja) * | 1988-10-12 | 1990-04-17 | Mitsubishi Electric Corp | 半導体装置の製造方法 |
-
1988
- 1988-12-22 JP JP63325455A patent/JPH02138750A/ja active Pending
-
1989
- 1989-08-15 US US07/393,950 patent/US5322806A/en not_active Expired - Fee Related
- 1989-08-17 GB GB8918829A patent/GB2222308B/en not_active Expired - Fee Related
- 1989-08-24 FR FR8911222A patent/FR2643192B1/fr not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
GB2222308A (en) | 1990-02-28 |
GB8918829D0 (en) | 1989-09-27 |
JPH02138750A (ja) | 1990-05-28 |
US5322806A (en) | 1994-06-21 |
FR2643192A1 (fr) | 1990-08-17 |
GB2222308B (en) | 1993-02-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR2767603B1 (fr) | Procede de fabrication d'un dispositif a semiconducteur sur un substrat semiconducteur | |
FR2483127B1 (fr) | Procede de fabrication d'un dispositif semi-conducteur | |
IT8020407A0 (it) | Substrato vetroceramico a piu'strati per il montaggio di un dispositivo semiconduttore. | |
FR2695594B1 (fr) | Dispositif a semiconducteurs de forme plate et procede de fabrication. | |
FR2656422B1 (fr) | Procede et dispositif pour detecter la presence d'humidite sur un substrat. | |
FR2457912B1 (fr) | Procede d'electro-deposition d'un metal sur un substrat | |
FR2676143B1 (fr) | Procede pour fabriquer une electrode metallique dans un dispositif semi-conducteur. | |
FR2524201B1 (fr) | Procede de fabrication d'un dispositif semi-conducteur du type multicouche | |
FR2563663B1 (fr) | Dispositif de commande d'un laser a semi-conducteurs | |
FR2558989B1 (fr) | Procede et dispositif d'integration de circuits au niveau d'une tranche de semi-conducteur | |
FR2691836B1 (fr) | Procede de fabrication d'un dispositif a semi-conducteurs comportant au moins une puce et dispositif correspondant. | |
FR2351501A1 (fr) | Procede pour la fabrication d'un dispositif semi-conducteur, et dispositif semi-conducteur fabrique de la sorte | |
FR2593326B1 (fr) | Procede de fabrication d'un dispositif a cellule solaire | |
FR2462023B1 (fr) | Procede de fabrication d'un dispositif semi-conducteur | |
FR2643192B1 (fr) | Procede de fabrication d'un dispositif semi-conducteur comprenant une electrode en metal refractaire sur un substrat semi-isolant | |
FR2700041B1 (fr) | Procédé de fabrication d'un substrat pour carte à circuit intégré. | |
KR880701459A (ko) | 실리콘 웨이퍼에 바이어스를 형성하기 위한 플래너공정 | |
FR2349955A1 (fr) | Procede pour la fabrication d'un dispositif semi-conducteur, et dispositif semi-conducteur fabrique de la sorte | |
FR2542500B1 (fr) | Procede de fabrication d'un dispositif semiconducteur du type comprenant au moins une couche de silicium deposee sur un substrat isolant | |
FR2772982B1 (fr) | Substrat d'anode pour un dispositif d'affichage et son procede de fabrication | |
FR2594904B1 (fr) | Dispositif d'entretoisement reglable pour l'appui d'elements sur un substrat | |
FR2619732B1 (fr) | Procede pour deposer une pellicule d'oxyde metallique sur un substrat | |
FR2596922B1 (fr) | Resistance integree sur un substrat semi-conducteur | |
FR2560436B1 (fr) | Procede de fabrication d'un dispositif a semi-conducteur comportant un film monocristallin sur un isolant | |
FR2625037B1 (fr) | Procede de fabrication d'un circuit integre a base de silicium |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |