EP1635457A3 - Elektronisches Bauelement, Leiterplatte, elektronisches Gerät und Herstellungsverfahren des elektronischen Bauelements - Google Patents

Elektronisches Bauelement, Leiterplatte, elektronisches Gerät und Herstellungsverfahren des elektronischen Bauelements Download PDF

Info

Publication number
EP1635457A3
EP1635457A3 EP05018260A EP05018260A EP1635457A3 EP 1635457 A3 EP1635457 A3 EP 1635457A3 EP 05018260 A EP05018260 A EP 05018260A EP 05018260 A EP05018260 A EP 05018260A EP 1635457 A3 EP1635457 A3 EP 1635457A3
Authority
EP
European Patent Office
Prior art keywords
electronic component
electronic
manufacturing
circuit board
electronic element
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP05018260A
Other languages
English (en)
French (fr)
Other versions
EP1635457B1 (de
EP1635457A2 (de
Inventor
Haruki Ito
Nobuaki Hashimoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to EP10176159A priority Critical patent/EP2267895B1/de
Publication of EP1635457A2 publication Critical patent/EP1635457A2/de
Publication of EP1635457A3 publication Critical patent/EP1635457A3/de
Application granted granted Critical
Publication of EP1635457B1 publication Critical patent/EP1635457B1/de
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H9/00Networks comprising electromechanical or electro-acoustic devices; Electromechanical resonators
    • H03H9/02Details
    • H03H9/05Holders; Supports
    • H03H9/0538Constructional combinations of supports or holders with electromechanical or other electronic elements
    • H03H9/0547Constructional combinations of supports or holders with electromechanical or other electronic elements consisting of a vertical arrangement
    • H03H9/0552Constructional combinations of supports or holders with electromechanical or other electronic elements consisting of a vertical arrangement the device and the other elements being mounted on opposite sides of a common substrate
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H3/00Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators
    • H03H3/007Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks
    • H03H3/08Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks for the manufacture of resonators or networks using surface acoustic waves
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H9/00Networks comprising electromechanical or electro-acoustic devices; Electromechanical resonators
    • H03H9/02Details
    • H03H9/05Holders; Supports
    • H03H9/058Holders; Supports for surface acoustic wave devices
    • H03H9/059Holders; Supports for surface acoustic wave devices consisting of mounting pads or bumps
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H9/00Networks comprising electromechanical or electro-acoustic devices; Electromechanical resonators
    • H03H9/02Details
    • H03H9/05Holders; Supports
    • H03H9/10Mounting in enclosures
    • H03H9/1064Mounting in enclosures for surface acoustic wave [SAW] devices
    • H03H9/1071Mounting in enclosures for surface acoustic wave [SAW] devices the enclosure being defined by a frame built on a substrate and a cap, the frame having no mechanical contact with the SAW device
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H9/00Networks comprising electromechanical or electro-acoustic devices; Electromechanical resonators
    • H03H9/25Constructional features of resonators using surface acoustic waves
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05005Structure
    • H01L2224/05008Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body, e.g.
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/0502Disposition
    • H01L2224/05022Disposition the internal layer being at least partially embedded in the surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05124Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05139Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05144Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05155Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05166Titanium [Ti] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05171Chromium [Cr] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/05186Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/05569Disposition the external layer being disposed on a redistribution layer on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/05571Disposition the external layer being disposed in a recess of the surface
    • H01L2224/05572Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector

Landscapes

  • Physics & Mathematics (AREA)
  • Acoustics & Sound (AREA)
  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Surface Acoustic Wave Elements And Circuit Networks Thereof (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
EP05018260A 2004-09-13 2005-08-23 Elektronisches Bauelement, Leiterplatte, elektronisches Gerät und Herstellungsverfahren des elektronischen Bauelements Expired - Fee Related EP1635457B1 (de)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP10176159A EP2267895B1 (de) 2004-09-13 2005-08-23 Elektronisches Bauelement, Leiterplatte, elektronisches Gerät und Herstellungsverfahren des elektronischen Bauelements

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2004265189 2004-09-13
JP2005123476A JP2006109400A (ja) 2004-09-13 2005-04-21 電子部品、回路基板、電子機器、電子部品の製造方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
EP10176159.1 Division-Into 2010-09-10

Publications (3)

Publication Number Publication Date
EP1635457A2 EP1635457A2 (de) 2006-03-15
EP1635457A3 true EP1635457A3 (de) 2006-07-26
EP1635457B1 EP1635457B1 (de) 2011-06-15

Family

ID=35457179

Family Applications (2)

Application Number Title Priority Date Filing Date
EP10176159A Expired - Fee Related EP2267895B1 (de) 2004-09-13 2005-08-23 Elektronisches Bauelement, Leiterplatte, elektronisches Gerät und Herstellungsverfahren des elektronischen Bauelements
EP05018260A Expired - Fee Related EP1635457B1 (de) 2004-09-13 2005-08-23 Elektronisches Bauelement, Leiterplatte, elektronisches Gerät und Herstellungsverfahren des elektronischen Bauelements

Family Applications Before (1)

Application Number Title Priority Date Filing Date
EP10176159A Expired - Fee Related EP2267895B1 (de) 2004-09-13 2005-08-23 Elektronisches Bauelement, Leiterplatte, elektronisches Gerät und Herstellungsverfahren des elektronischen Bauelements

Country Status (5)

Country Link
US (3) US7679153B2 (de)
EP (2) EP2267895B1 (de)
JP (1) JP2006109400A (de)
KR (1) KR20060051108A (de)
TW (1) TW200620819A (de)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100525097C (zh) * 2004-09-13 2009-08-05 精工爱普生株式会社 电子零件和电子零件的制造方法
JP2006109400A (ja) 2004-09-13 2006-04-20 Seiko Epson Corp 電子部品、回路基板、電子機器、電子部品の製造方法
JP4311376B2 (ja) 2005-06-08 2009-08-12 セイコーエプソン株式会社 半導体装置、半導体装置の製造方法、電子部品、回路基板及び電子機器
JP2008021792A (ja) * 2006-07-12 2008-01-31 Seiko Epson Corp デバイスとその製造方法並びに電子機器
JP4992908B2 (ja) * 2006-11-13 2012-08-08 株式会社村田製作所 弾性境界波素子、弾性境界波装置及び弾性境界波装置の製造方法
KR100878410B1 (ko) * 2007-07-11 2009-01-13 삼성전기주식회사 수정 진동자 제조방법
JP5151569B2 (ja) * 2008-03-10 2013-02-27 セイコーエプソン株式会社 圧電発振器
WO2010079803A1 (ja) * 2009-01-07 2010-07-15 株式会社大真空 圧電振動デバイスの製造方法
JP5471987B2 (ja) * 2010-09-07 2014-04-16 株式会社大真空 電子部品パッケージ用封止部材、電子部品パッケージ、及び電子部品パッケージ用封止部材の製造方法
JP5447316B2 (ja) * 2010-09-21 2014-03-19 株式会社大真空 電子部品パッケージ用封止部材、及び電子部品パッケージ
US8479590B2 (en) * 2010-11-18 2013-07-09 Honeywell International Inc. System for monitoring structural assets
US8492892B2 (en) * 2010-12-08 2013-07-23 International Business Machines Corporation Solder bump connections
TWI420810B (zh) 2010-12-17 2013-12-21 Ind Tech Res Inst 石英振盪器及其製造方法
US9947688B2 (en) * 2011-06-22 2018-04-17 Psemi Corporation Integrated circuits with components on both sides of a selected substrate and methods of fabrication
JP2015008272A (ja) * 2013-05-27 2015-01-15 セイコーエプソン株式会社 電子部品、電子機器および移動体
US9862592B2 (en) 2015-03-13 2018-01-09 Taiwan Semiconductor Manufacturing Co., Ltd. MEMS transducer and method for manufacturing the same
JP6829109B2 (ja) * 2017-03-01 2021-02-10 日本電波工業株式会社 水晶デバイス
JP6635605B2 (ja) * 2017-10-11 2020-01-29 国立研究開発法人理化学研究所 電流導入端子並びにそれを備えた圧力保持装置及びx線撮像装置
CN111566933B (zh) 2017-12-22 2023-04-04 株式会社村田制作所 弹性波装置、高频前端电路以及通信装置和弹性波装置的制造方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1143614A1 (de) * 1999-09-20 2001-10-10 Kabushiki Kaisha Toshiba Akustische opberflächenwellenanordnung und verfahren zu ihrer herstellung
US6310422B1 (en) * 1998-03-12 2001-10-30 Matsushita Electric Industrial Co., Ltd. Surface acoustic wave filter
EP1313217A1 (de) * 2000-07-06 2003-05-21 Kabushiki Kaisha Toshiba Oberflächenwellenbauelement und verfahren zu seiner herstellung

Family Cites Families (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4907065A (en) * 1988-03-01 1990-03-06 Lsi Logic Corporation Integrated circuit chip sealing assembly
JPH01289136A (ja) 1988-05-16 1989-11-21 Mitsubishi Electric Corp 半導体装置の製造方法
JP2589634B2 (ja) * 1992-10-05 1997-03-12 松下電器産業株式会社 電子音響集積回路とその製造方法
JPH04293310A (ja) 1991-03-22 1992-10-16 Murata Mfg Co Ltd 弾性表面波装置
JPH05121989A (ja) 1991-10-25 1993-05-18 Seiko Epson Corp 圧電素子の収納容器
US5448014A (en) * 1993-01-27 1995-09-05 Trw Inc. Mass simultaneous sealing and electrical connection of electronic devices
JPH07221590A (ja) 1994-01-31 1995-08-18 Matsushita Electric Ind Co Ltd 電子部品とその製造方法
JPH08316644A (ja) 1995-05-15 1996-11-29 Matsushita Electric Ind Co Ltd 電子部品の製造方法
US5981314A (en) * 1996-10-31 1999-11-09 Amkor Technology, Inc. Near chip size integrated circuit package
JPH10163789A (ja) 1996-11-25 1998-06-19 Sanyo Electric Co Ltd 弾性表面波素子
JP3332823B2 (ja) 1997-09-26 2002-10-07 三洋電機株式会社 弾性表面波素子の製造方法
US6229404B1 (en) * 1998-08-31 2001-05-08 Kyocera Corporation Crystal oscillator
US6229249B1 (en) 1998-08-31 2001-05-08 Kyocera Corporation Surface-mount type crystal oscillator
JP3406845B2 (ja) 1998-08-31 2003-05-19 京セラ株式会社 表面実装型水晶発振器
JP2000134037A (ja) 1998-10-21 2000-05-12 Nippon Dempa Kogyo Co Ltd 表面実装用の水晶発振器
JP2000165145A (ja) 1998-11-27 2000-06-16 Nippon Dempa Kogyo Co Ltd 表面実装用の水晶発振器
JP2001110946A (ja) 1999-10-05 2001-04-20 Toshiba Corp 電子デバイスおよびその製造方法
US6667664B2 (en) * 2000-01-31 2003-12-23 Kinseki Limited Container for oscillation circuit using piezoelectric vibrator, manufacturing method therefor, and oscillator
US6707153B2 (en) 2000-03-23 2004-03-16 Seiko Epson Corporation Semiconductor chip with plural resin layers on a surface thereof and method of manufacturing same
GB0016861D0 (en) 2000-07-11 2000-08-30 Univ Cranfield Improvements in or relating to filters
JP3864697B2 (ja) 2000-11-14 2007-01-10 セイコーエプソン株式会社 弾性表面波素子
WO2002058233A1 (en) 2001-01-18 2002-07-25 Infineon Technologies Ag Filter devices and method for fabricating filter devices
JP2002324864A (ja) 2001-02-20 2002-11-08 Toshiba Corp 電子部品装置
JP3444420B2 (ja) 2001-03-26 2003-09-08 セイコーエプソン株式会社 弾性表面波装置及びその製造方法
JP3915421B2 (ja) 2001-03-27 2007-05-16 セイコーエプソン株式会社 弾性表面波装置及びその製造方法
JP2002290184A (ja) 2001-03-28 2002-10-04 Seiko Epson Corp 弾性表面波装置及びその製造方法
KR100387239B1 (ko) * 2001-04-26 2003-06-12 삼성전자주식회사 Mems 릴레이 및 그 제조방법
US6924429B2 (en) * 2001-08-17 2005-08-02 Citizen Watch Co., Ltd. Electronic device and production method therefor
JP2003078389A (ja) 2001-08-31 2003-03-14 Matsushita Electric Ind Co Ltd 弾性表面波装置及びその製造方法
JP2003224443A (ja) 2002-01-29 2003-08-08 Kyocera Corp 水晶デバイス
JP2003229473A (ja) 2002-02-04 2003-08-15 Sony Corp 半導体ウエハの処理方法及びこれに用いるウエハキャリア
JP4292748B2 (ja) 2002-03-13 2009-07-08 セイコーエプソン株式会社 半導体装置の製造方法
JPWO2003085739A1 (ja) * 2002-04-05 2005-08-18 株式会社村田製作所 回路モジュールおよびその製造方法
DE20221966U1 (de) * 2002-06-06 2010-02-25 Epcos Ag Mit akustischen Wellen arbeitendes Bauelement mit einem Anpaßnetzwerk
JP2004080221A (ja) * 2002-08-13 2004-03-11 Fujitsu Media Device Kk 弾性波デバイス及びその製造方法
US7034441B2 (en) * 2002-11-13 2006-04-25 Nihon Dempa Kogyo Co., Ltd Surface mount crystal unit and surface mount crystal oscillator
JP4766831B2 (ja) 2002-11-26 2011-09-07 株式会社村田製作所 電子部品の製造方法
JP4221756B2 (ja) 2002-12-27 2009-02-12 セイコーエプソン株式会社 圧電発振器およびその製造方法
JP4322508B2 (ja) 2003-01-15 2009-09-02 新光電気工業株式会社 半導体装置の製造方法
JP2004221351A (ja) 2003-01-15 2004-08-05 Seiko Epson Corp 半導体装置及びその製造方法、回路基板並びに電子機器
JP2004265189A (ja) 2003-03-03 2004-09-24 Sekisui Chem Co Ltd 製品検索システム
US7170155B2 (en) * 2003-06-25 2007-01-30 Intel Corporation MEMS RF switch module including a vertical via
US7266869B2 (en) * 2003-07-30 2007-09-11 Kyocera Corporation Method for manufacturing a piezoelectric oscillator
JP2005123476A (ja) 2003-10-17 2005-05-12 Sharp Corp 半導体レーザ素子とその製造方法
JP3875240B2 (ja) * 2004-03-31 2007-01-31 株式会社東芝 電子部品の製造方法
JP2006109400A (ja) * 2004-09-13 2006-04-20 Seiko Epson Corp 電子部品、回路基板、電子機器、電子部品の製造方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6310422B1 (en) * 1998-03-12 2001-10-30 Matsushita Electric Industrial Co., Ltd. Surface acoustic wave filter
EP1143614A1 (de) * 1999-09-20 2001-10-10 Kabushiki Kaisha Toshiba Akustische opberflächenwellenanordnung und verfahren zu ihrer herstellung
EP1313217A1 (de) * 2000-07-06 2003-05-21 Kabushiki Kaisha Toshiba Oberflächenwellenbauelement und verfahren zu seiner herstellung

Also Published As

Publication number Publication date
JP2006109400A (ja) 2006-04-20
US20100134993A1 (en) 2010-06-03
US8492856B2 (en) 2013-07-23
US8227878B2 (en) 2012-07-24
KR20060051108A (ko) 2006-05-19
US20120261815A1 (en) 2012-10-18
TW200620819A (en) 2006-06-16
US20060055013A1 (en) 2006-03-16
EP1635457B1 (de) 2011-06-15
EP2267895B1 (de) 2012-11-14
US7679153B2 (en) 2010-03-16
EP2267895A1 (de) 2010-12-29
EP1635457A2 (de) 2006-03-15

Similar Documents

Publication Publication Date Title
EP1635457A3 (de) Elektronisches Bauelement, Leiterplatte, elektronisches Gerät und Herstellungsverfahren des elektronischen Bauelements
EP1732215A3 (de) Halbleiterbauelement, Herstellungsverfahren für ein Halbleiterbauelement, elektronisches Bauelement, Schaltungssubstrat, und elektronische Vorrichtung
EP1445861A3 (de) Elektronisches Bauteil und sein Herstellungsvefahren
EP1675171A3 (de) Halbleiterbauelement und zugehöriges Herstellungsverfahren, Leiterplatte und elektronisches Instrument
EP1612867A3 (de) Gehäuse für Halbeleiter und Herstellungsverfahren dazu
EP1691414A3 (de) Halbleiterbauteil und dessen Herstellung, Kapazitätsstruktur und dessen Herstellung
EP2426710A3 (de) Verfahren zur Herstellung einer Waferanordnung mit durch pn-Übergang isolierten Durchkontaktierungen
EP2197107A3 (de) Oberflächenwellenfilter und Kommunikationsvorrichtung
EP1577942A3 (de) Vorrichtung mit Durchkontaktierung und Verfahren zur Herstellung derselben
EP1801866A3 (de) Halbleiterbauelement und Verfahren zu dessen Herstellung
EP1447850A3 (de) Elektronikteil-Gehäusungsstruktur und ihre Herstellungsmethode
EP1780790A3 (de) Einbausubstrat für elektronische Bauteile und dessen Herstellungsverfahren
EP1581037A3 (de) Herstellungsverfahren eines abgedichteten elektronischen Moduls
WO2005013363A3 (de) Schaltungsanordnung auf einem substrat und verfahren zum herstellen der schaltungsanordnung auf dem substrat
HK1089328A1 (en) Method for manufacturing an electronic module and an electronic module
EP1777740A3 (de) Halbleiterbauteil und zugehörige Herstellungsmethode
TW200644297A (en) Semiconductor apparatus and manufacturing method thereof
EP1939936A3 (de) Elektronische Komponente
HK1103169A1 (en) Anisotropic conduction connecting method and anisotropic conduction adhesive film
TW200629662A (en) Electronic device package and electronic equipment
WO2004038798A3 (en) Stacked electronic structures including offset substrates
EP1978472A3 (de) Halbleiterbauelement und Verfahren zu seiner Herstellung
WO2006072024A3 (en) Electronic devices comprising conductive members that connect electrodes to other conductive members within a substrate and processes for forming the electronic devices
EP1482553A3 (de) Halbleiter und seine Herstellungsmethode
TW200802647A (en) Semiconductor device, manufacturing method for semiconductor device, electronic component, circuit board, and electronic device

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA HR MK YU

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA HR MK YU

17P Request for examination filed

Effective date: 20061009

17Q First examination report despatched

Effective date: 20061115

AKX Designation fees paid

Designated state(s): DE FR GB

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602005028486

Country of ref document: DE

Effective date: 20110728

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20120316

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602005028486

Country of ref document: DE

Effective date: 20120316

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 11

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 12

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 13

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 14

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20200819

Year of fee payment: 16

Ref country code: GB

Payment date: 20200826

Year of fee payment: 16

Ref country code: FR

Payment date: 20200821

Year of fee payment: 16

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 602005028486

Country of ref document: DE

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20210823

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210823

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210831

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220301