DE69326494T2 - Halbleiterspeicheranordnung - Google Patents
HalbleiterspeicheranordnungInfo
- Publication number
- DE69326494T2 DE69326494T2 DE69326494T DE69326494T DE69326494T2 DE 69326494 T2 DE69326494 T2 DE 69326494T2 DE 69326494 T DE69326494 T DE 69326494T DE 69326494 T DE69326494 T DE 69326494T DE 69326494 T2 DE69326494 T2 DE 69326494T2
- Authority
- DE
- Germany
- Prior art keywords
- memory device
- semiconductor memory
- semiconductor
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T1/00—General purpose image data processing
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1075—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for multiport memories each having random access ports and serial ports, e.g. video RAM
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Dram (AREA)
- Image Input (AREA)
- Memory System (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4074642A JP2947664B2 (ja) | 1992-03-30 | 1992-03-30 | 画像専用半導体記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69326494D1 DE69326494D1 (de) | 1999-10-28 |
DE69326494T2 true DE69326494T2 (de) | 2000-01-27 |
Family
ID=13553079
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69326494T Expired - Fee Related DE69326494T2 (de) | 1992-03-30 | 1993-03-12 | Halbleiterspeicheranordnung |
Country Status (5)
Country | Link |
---|---|
US (1) | US5343425A (de) |
EP (1) | EP0563656B1 (de) |
JP (1) | JP2947664B2 (de) |
KR (1) | KR970004108B1 (de) |
DE (1) | DE69326494T2 (de) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2792402B2 (ja) * | 1993-08-09 | 1998-09-03 | 日本電気株式会社 | 半導体メモリ |
KR970004346B1 (ko) * | 1994-01-26 | 1997-03-27 | 삼성전자 주식회사 | 듀얼포트를 가지는 그래픽램 및 그래픽램의 시리얼데이타 액세스방법 |
JPH08123953A (ja) * | 1994-10-21 | 1996-05-17 | Mitsubishi Electric Corp | 画像処理装置 |
TW330265B (en) * | 1994-11-22 | 1998-04-21 | Hitachi Ltd | Semiconductor apparatus |
US5696947A (en) * | 1995-11-20 | 1997-12-09 | International Business Machines Corporation | Two dimensional frame buffer memory interface system and method of operation thereof |
US5682391A (en) * | 1996-02-22 | 1997-10-28 | Sun Microsystems, Inc. | Apparatus and method for high speed shifting of test data through an integrated circuit |
DE69724327T2 (de) * | 1996-05-17 | 2004-06-17 | Hyundai Electronics America Inc., San Jose | Leistungsreduzierung während eines Blockschreibens |
JP3732593B2 (ja) * | 1996-09-30 | 2006-01-05 | 株式会社東芝 | 画像処理装置 |
US6212597B1 (en) * | 1997-07-28 | 2001-04-03 | Neonet Lllc | Apparatus for and method of architecturally enhancing the performance of a multi-port internally cached (AMPIC) DRAM array and like |
JP3248617B2 (ja) * | 1998-07-14 | 2002-01-21 | 日本電気株式会社 | 半導体記憶装置 |
KR100301046B1 (ko) * | 1998-09-01 | 2001-09-06 | 윤종용 | 그래픽처리속도를향상시킬수있는듀얼포트를갖는고속싱크로너스메모리장치 |
JP4325685B2 (ja) | 2007-02-21 | 2009-09-02 | セイコーエプソン株式会社 | メモリを制御するメモリコントローラ、メモリモジュール、メモリの制御方法、および、コンピュータ。 |
JP4957283B2 (ja) * | 2007-02-21 | 2012-06-20 | セイコーエプソン株式会社 | メモリを制御するメモリコントローラ、メモリの制御方法。 |
US8332876B2 (en) * | 2008-11-20 | 2012-12-11 | Ati Technologies Ulc | Method, system and apparatus for tri-stating unused data bytes during DDR DRAM writes |
CN103597864B (zh) * | 2011-04-18 | 2017-12-22 | 惠普发展公司,有限责任合伙企业 | 访问控制 |
US11030128B2 (en) | 2019-08-05 | 2021-06-08 | Cypress Semiconductor Corporation | Multi-ported nonvolatile memory device with bank allocation and related systems and methods |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59180871A (ja) * | 1983-03-31 | 1984-10-15 | Fujitsu Ltd | 半導体メモリ装置 |
JPH0748301B2 (ja) * | 1987-12-04 | 1995-05-24 | 富士通株式会社 | 半導体記憶装置 |
JPH01182996A (ja) * | 1988-01-14 | 1989-07-20 | Hitachi Ltd | メモリ制御回路 |
DE68929482T2 (de) * | 1988-11-29 | 2004-06-24 | Matsushita Electric Industrial Co., Ltd., Kadoma | Integrierter Schaltkreis mit synchronem Halbleiterspeicher, ein Verfahren zum Zugriff auf den besagten Speicher sowie ein System, das einen solchen Speicher beinhaltet |
US5206834A (en) * | 1989-10-14 | 1993-04-27 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device performing last in-first out operation and the method for controlling the same |
JPH0489687A (ja) * | 1990-07-25 | 1992-03-23 | Oki Electric Ind Co Ltd | 同期式バーストアクセスメモリ |
JPH04117696A (ja) * | 1990-09-06 | 1992-04-17 | Toshiba Corp | 半導体メモリ装置 |
-
1992
- 1992-03-30 JP JP4074642A patent/JP2947664B2/ja not_active Expired - Lifetime
-
1993
- 1993-03-03 US US08/025,564 patent/US5343425A/en not_active Expired - Lifetime
- 1993-03-12 EP EP93104089A patent/EP0563656B1/de not_active Expired - Lifetime
- 1993-03-12 DE DE69326494T patent/DE69326494T2/de not_active Expired - Fee Related
- 1993-03-27 KR KR1019930004869A patent/KR970004108B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
EP0563656A2 (de) | 1993-10-06 |
DE69326494D1 (de) | 1999-10-28 |
KR970004108B1 (ko) | 1997-03-25 |
US5343425A (en) | 1994-08-30 |
JP2947664B2 (ja) | 1999-09-13 |
KR930020303A (ko) | 1993-10-19 |
EP0563656B1 (de) | 1999-09-22 |
JPH05274864A (ja) | 1993-10-22 |
EP0563656A3 (de) | 1994-01-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69322311D1 (de) | Halbleiterspeicheranordnung | |
DE69322747D1 (de) | Halbleiterspeicheranordnung | |
DE69322725D1 (de) | Halbleiterspeicheranordnung | |
KR940011024U (ko) | 반도체 메모리 장치 | |
DE69427443D1 (de) | Halbleiterspeicheranordnung | |
DE69432846D1 (de) | Halbleiterspeichereinrichtung | |
DE69220101D1 (de) | Halbleiterspeichereinrichtung | |
DE69326494D1 (de) | Halbleiterspeicheranordnung | |
DE69219518T2 (de) | Halbleiterspeicheranordnung | |
DE69332966D1 (de) | Halbleiterspeicherbauelement | |
DE69324470D1 (de) | Halbleiterspeicheranordnung | |
DE69322436T2 (de) | Halbleiterspeicheranordnung | |
DE69223333D1 (de) | Halbleiterspeicheranordnung | |
DE69222793D1 (de) | Halbleiterspeicheranordnung | |
DE69325132D1 (de) | Halbleiterspeicherbauelement | |
DE69427107T2 (de) | Halbleiterspeicheranordnung | |
DE69215555D1 (de) | Halbleiterspeicheranordnung | |
DE69321544T2 (de) | Halbleiterspeicheranordnung | |
DE69326108D1 (de) | Halbleiterspeicheranordung | |
DE69423996T2 (de) | Halbleiterspeicheranordnung | |
DE69222333D1 (de) | Halbleiterspeicheranordnung | |
DE69420195D1 (de) | Halbleiterspeicheranordnung | |
DE69326206T2 (de) | Halbleiterspeicheranordnung | |
DE59208431D1 (de) | Integrierte Halbleiterspeicheranordnung | |
DE69323386D1 (de) | Halbleiterspeicheranordnung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |