DE69130802D1 - Verfahren zum erreichen kontrollierter ablagerungsprofile in siliziumwufern - Google Patents

Verfahren zum erreichen kontrollierter ablagerungsprofile in siliziumwufern

Info

Publication number
DE69130802D1
DE69130802D1 DE69130802T DE69130802T DE69130802D1 DE 69130802 D1 DE69130802 D1 DE 69130802D1 DE 69130802 T DE69130802 T DE 69130802T DE 69130802 T DE69130802 T DE 69130802T DE 69130802 D1 DE69130802 D1 DE 69130802D1
Authority
DE
Germany
Prior art keywords
face
pct
central plane
woof
silicon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69130802T
Other languages
English (en)
Other versions
DE69130802T2 (de
Inventor
Robert Falster
Giancarlo Ferrero
Graham Fisher
Massimiliano Olmo
Marco Pagani
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SunEdison Inc
Original Assignee
SunEdison Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SunEdison Inc filed Critical SunEdison Inc
Application granted granted Critical
Publication of DE69130802D1 publication Critical patent/DE69130802D1/de
Publication of DE69130802T2 publication Critical patent/DE69130802T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
    • H01L21/3221—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering
    • H01L21/3225—Thermally inducing defects using oxygen present in the silicon body for intrinsic gettering
DE69130802T 1990-11-15 1991-11-11 Verfahren zum erreichen kontrollierter ablagerungsprofile in siliziumwufern Expired - Lifetime DE69130802T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
IT48481A IT1242014B (it) 1990-11-15 1990-11-15 Procedimento per il trattamento di fette di silicio per ottenere in esse profili di precipitazione controllati per la produzione di componenti elettronici.
PCT/IT1991/000095 WO1992009101A1 (en) 1990-11-15 1991-11-11 Process for achieving controlled precipitation profiles in silicon wafers

Publications (2)

Publication Number Publication Date
DE69130802D1 true DE69130802D1 (de) 1999-03-04
DE69130802T2 DE69130802T2 (de) 1999-08-19

Family

ID=11266818

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69130802T Expired - Lifetime DE69130802T2 (de) 1990-11-15 1991-11-11 Verfahren zum erreichen kontrollierter ablagerungsprofile in siliziumwufern

Country Status (17)

Country Link
US (1) US5403406A (de)
EP (1) EP0557415B1 (de)
JP (2) JP3412636B2 (de)
KR (1) KR100247464B1 (de)
AT (1) ATE176084T1 (de)
AU (1) AU9033591A (de)
CZ (1) CZ84993A3 (de)
DE (1) DE69130802T2 (de)
FI (1) FI932024A (de)
IL (1) IL99979A (de)
IT (1) IT1242014B (de)
MY (1) MY110258A (de)
SG (1) SG64901A1 (de)
SK (1) SK47093A3 (de)
TW (1) TW205110B (de)
WO (1) WO1992009101A1 (de)
ZA (1) ZA918831B (de)

Families Citing this family (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0574782A (ja) * 1991-09-10 1993-03-26 Mitsubishi Materials Corp シリコン基板の製造方法
JPH0684925A (ja) * 1992-07-17 1994-03-25 Toshiba Corp 半導体基板およびその処理方法
JP2874834B2 (ja) * 1994-07-29 1999-03-24 三菱マテリアル株式会社 シリコンウェーハのイントリンシックゲッタリング処理法
US5788763A (en) * 1995-03-09 1998-08-04 Toshiba Ceramics Co., Ltd. Manufacturing method of a silicon wafer having a controlled BMD concentration
US5593494A (en) * 1995-03-14 1997-01-14 Memc Electronic Materials, Inc. Precision controlled precipitation of oxygen in silicon
US6503594B2 (en) 1997-02-13 2003-01-07 Samsung Electronics Co., Ltd. Silicon wafers having controlled distribution of defects and slip
SG64470A1 (en) 1997-02-13 1999-04-27 Samsung Electronics Co Ltd Methods of manufacturing monocrystalline silicon ingots and wafers by controlling pull rate profiles in a hot zone furnace and ingots and wafers manufactured thereby
US6485807B1 (en) 1997-02-13 2002-11-26 Samsung Electronics Co., Ltd. Silicon wafers having controlled distribution of defects, and methods of preparing the same
US5994761A (en) 1997-02-26 1999-11-30 Memc Electronic Materials Spa Ideal oxygen precipitating silicon wafers and oxygen out-diffusion-less process therefor
SG105513A1 (en) 1997-04-09 2004-08-27 Memc Electronics Materials Inc Low defect density, ideal oxygen precipitating silicon
TW429478B (en) * 1997-08-29 2001-04-11 Toshiba Corp Semiconductor device and method for manufacturing the same
US5882989A (en) * 1997-09-22 1999-03-16 Memc Electronic Materials, Inc. Process for the preparation of silicon wafers having a controlled distribution of oxygen precipitate nucleation centers
US6340392B1 (en) 1997-10-24 2002-01-22 Samsung Electronics Co., Ltd. Pulling methods for manufacturing monocrystalline silicone ingots by controlling temperature at the center and edge of an ingot-melt interface
JPH11150119A (ja) * 1997-11-14 1999-06-02 Sumitomo Sitix Corp シリコン半導体基板の熱処理方法とその装置
JP3746153B2 (ja) 1998-06-09 2006-02-15 信越半導体株式会社 シリコンウエーハの熱処理方法
US6828690B1 (en) * 1998-08-05 2004-12-07 Memc Electronic Materials, Inc. Non-uniform minority carrier lifetime distributions in high performance silicon power devices
US6336968B1 (en) 1998-09-02 2002-01-08 Memc Electronic Materials, Inc. Non-oxygen precipitating czochralski silicon wafers
DE69933777T2 (de) 1998-09-02 2007-09-13 Memc Electronic Materials, Inc. Verfahren zur herstellung von einem silizium wafer mit idealem sauerstoffausfällungsverhalten
EP1114454A2 (de) * 1998-09-02 2001-07-11 MEMC Electronic Materials, Inc. Silizium auf isolator struktur aus einem einkristallsilizium mit niedriger fehlerdichte
KR100816696B1 (ko) 1998-09-02 2008-03-27 엠이엠씨 일렉트로닉 머티리얼즈 인코포레이티드 개선된 내부 게터링을 갖는 열어닐된 웨이퍼
EP1125008B1 (de) * 1998-10-14 2003-06-18 MEMC Electronic Materials, Inc. Wärmegetempertes einkristallines silizium mit niedriger fehlerdichte
JP2000154070A (ja) * 1998-11-16 2000-06-06 Suminoe Textile Co Ltd セラミックス三次元構造体及びその製造方法
US6284384B1 (en) 1998-12-09 2001-09-04 Memc Electronic Materials, Inc. Epitaxial silicon wafer with intrinsic gettering
DE19924649B4 (de) * 1999-05-28 2004-08-05 Siltronic Ag Halbleiterscheiben mit Kristallgitter-Defekten und Verfahren zur Herstellung derselben
US20030051656A1 (en) 1999-06-14 2003-03-20 Charles Chiun-Chieh Yang Method for the preparation of an epitaxial silicon wafer with intrinsic gettering
US6635587B1 (en) 1999-09-23 2003-10-21 Memc Electronic Materials, Inc. Method for producing czochralski silicon free of agglomerated self-interstitial defects
KR100378184B1 (ko) * 1999-11-13 2003-03-29 삼성전자주식회사 제어된 결함 분포를 갖는 실리콘 웨이퍼, 그의 제조공정및 단결정 실리콘 잉곳의 제조를 위한 초크랄스키 풀러
JP2001308101A (ja) * 2000-04-19 2001-11-02 Mitsubishi Materials Silicon Corp シリコンウェーハの熱処理方法及びシリコンウェーハ
DE10024710A1 (de) 2000-05-18 2001-12-20 Steag Rtp Systems Gmbh Einstellung von Defektprofilen in Kristallen oder kristallähnlichen Strukturen
US6599815B1 (en) 2000-06-30 2003-07-29 Memc Electronic Materials, Inc. Method and apparatus for forming a silicon wafer with a denuded zone
KR20030021185A (ko) * 2000-06-30 2003-03-12 엠이엠씨 일렉트로닉 머티리얼즈 인코포레이티드 디누디드 존을 갖는 실리콘 웨이퍼를 형성하는 방법 및 장치
US6339016B1 (en) 2000-06-30 2002-01-15 Memc Electronic Materials, Inc. Method and apparatus for forming an epitaxial silicon wafer with a denuded zone
JP4055343B2 (ja) * 2000-09-26 2008-03-05 株式会社Ｓｕｍｃｏ シリコン半導体基板の熱処理方法
JP4106862B2 (ja) 2000-10-25 2008-06-25 信越半導体株式会社 シリコンウェーハの製造方法
TWI256076B (en) * 2001-04-11 2006-06-01 Memc Electronic Materials Control of thermal donor formation in high resistivity CZ silicon
US20020179006A1 (en) * 2001-04-20 2002-12-05 Memc Electronic Materials, Inc. Method for the preparation of a semiconductor substrate with a non-uniform distribution of stabilized oxygen precipitates
US7749910B2 (en) * 2001-07-04 2010-07-06 S.O.I.Tec Silicon On Insulator Technologies Method of reducing the surface roughness of a semiconductor wafer
FR2827078B1 (fr) * 2001-07-04 2005-02-04 Soitec Silicon On Insulator Procede de diminution de rugosite de surface
US7883628B2 (en) * 2001-07-04 2011-02-08 S.O.I.Tec Silicon On Insulator Technologies Method of reducing the surface roughness of a semiconductor wafer
JP4567251B2 (ja) * 2001-09-14 2010-10-20 シルトロニック・ジャパン株式会社 シリコン半導体基板およびその製造方法
US6955718B2 (en) * 2003-07-08 2005-10-18 Memc Electronic Materials, Inc. Process for preparing a stabilized ideal oxygen precipitating silicon wafer
JP2005051040A (ja) * 2003-07-29 2005-02-24 Matsushita Electric Ind Co Ltd 半導体装置の製造方法及び半導体基板
KR100531552B1 (ko) * 2003-09-05 2005-11-28 주식회사 하이닉스반도체 실리콘 웨이퍼 및 그 제조방법
US7485928B2 (en) * 2005-11-09 2009-02-03 Memc Electronic Materials, Inc. Arsenic and phosphorus doped silicon wafer substrates having intrinsic gettering
US20090004426A1 (en) * 2007-06-29 2009-01-01 Memc Electronic Materials, Inc. Suppression of Oxygen Precipitation in Heavily Doped Single Crystal Silicon Substrates
US20090004458A1 (en) * 2007-06-29 2009-01-01 Memc Electronic Materials, Inc. Diffusion Control in Heavily Doped Substrates
JP2009177194A (ja) * 2009-03-19 2009-08-06 Sumco Corp シリコンウェーハの製造方法、シリコンウェーハ
KR102453743B1 (ko) * 2016-12-28 2022-10-11 썬에디슨 세미컨덕터 리미티드 고유 게터링 및 게이트 산화물 무결성 수율을 갖도록 규소 웨이퍼들을 처리하는 방법

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5680139A (en) * 1979-12-05 1981-07-01 Chiyou Lsi Gijutsu Kenkyu Kumiai Manufacture of semiconductor device
JPS56158431A (en) * 1980-05-13 1981-12-07 Meidensha Electric Mfg Co Ltd Forming of oxidized film of semiconductor element for electric power
JPS5787119A (en) * 1980-11-19 1982-05-31 Toshiba Corp Manufacture of semiconductor device
JPS57197827A (en) * 1981-05-29 1982-12-04 Hitachi Ltd Semiconductor substrate
US4430995A (en) * 1981-05-29 1984-02-14 Hilton Joseph R Power assisted air-purifying respirators
US4548654A (en) * 1983-06-03 1985-10-22 Motorola, Inc. Surface denuding of silicon wafer
JPS60133734A (ja) * 1983-12-21 1985-07-16 Mitsubishi Electric Corp 半導体装置の製造方法
JPH0697664B2 (ja) * 1984-05-11 1994-11-30 住友電気工業株式会社 化合物半導体のアニ−ル法
US4622082A (en) * 1984-06-25 1986-11-11 Monsanto Company Conditioned semiconductor substrates
US4851358A (en) * 1988-02-11 1989-07-25 Dns Electronic Materials, Inc. Semiconductor wafer fabrication with improved control of internal gettering sites using rapid thermal annealing
US4868133A (en) * 1988-02-11 1989-09-19 Dns Electronic Materials, Inc. Semiconductor wafer fabrication with improved control of internal gettering sites using RTA
US5228927A (en) * 1988-03-25 1993-07-20 Shin-Etsu Handotai Company Limited Method for heat-treating gallium arsenide monocrystals
US5096839A (en) * 1989-09-20 1992-03-17 Kabushiki Kaisha Toshiba Silicon wafer with defined interstitial oxygen concentration

Also Published As

Publication number Publication date
FI932024A (fi) 1993-06-29
ZA918831B (en) 1992-08-26
EP0557415A1 (de) 1993-09-01
KR100247464B1 (ko) 2000-03-15
DE69130802T2 (de) 1999-08-19
EP0557415B1 (de) 1999-01-20
US5403406A (en) 1995-04-04
JP2003243402A (ja) 2003-08-29
IT9048481A0 (it) 1990-11-15
MY110258A (en) 1998-03-31
IL99979A (en) 1995-07-31
IT1242014B (it) 1994-02-02
JP3412636B2 (ja) 2003-06-03
CZ84993A3 (en) 1993-11-17
FI932024A0 (fi) 1993-05-05
AU9033591A (en) 1992-06-11
TW205110B (de) 1993-05-01
WO1992009101A1 (en) 1992-05-29
JPH06504878A (ja) 1994-06-02
IT9048481A1 (it) 1992-05-15
ATE176084T1 (de) 1999-02-15
IL99979A0 (en) 1992-08-18
SG64901A1 (en) 1999-05-25
SK47093A3 (en) 1993-08-11

Similar Documents

Publication Publication Date Title
DE69130802D1 (de) Verfahren zum erreichen kontrollierter ablagerungsprofile in siliziumwufern
TW344850B (en) Precision controlled precipitation of oxygen in silicon
ATE181969T1 (de) Pcvd-verfahren und vorrichtung zur beschichtung von gewölbten substraten
FI924427A (fi) Bensylfosfonsyratyrosinkinas-inhibitorer
CS9101452A2 (en) Method of phenylisoserine enantioselective derivatives preparation
EP0671934A4 (de) Verfahren zur Behandlung von Zellschaden und Depletion.
DE69104365D1 (de) Vaterit und verfahren zu dessen herstellung.
DK0545983T3 (da) Mellemprodukter for chelateringsmidler med forud fastsat symmetri samt fremgangsmåde til fremstilling heraf
MY112068A (en) Ceramic wafers and thin film magnetic heads
SE9501808D0 (sv) New process
GB9410639D0 (en) Method of improving fertilization
DE69207698D1 (de) Arylalkylester der 4,5-dihydoxy-9,10-dihydro-9,10-dioxo-2-anthracencarbonsäure und deren therapeutische verwendung
DE69330465D1 (de) Verfahren zur behandlung von chronischer prostatitis mit 17-beta-n-tertbutylcarbamoyl-4-aza-5 alpha-androst-1-en-3-one
DE59409412D1 (de) Verfahren und vorrichtung zur minimierung des engergieverbrauchs einer elektrischen last
DE69023006D1 (de) Verfahren zur behandlung von thrombocytopenie und dafür geeignete pharmazeutische zusammensetzungen.
SE9301058L (sv) Förfarande och anordning för uppriktningskontroll
IT8447979A1 (it) Procedimento per deposizione epitassiale di strati di semiconduttori.
MY129918A (en) Method for treating hypertension.
ATE148694T1 (de) Verfahren zur herstellung von 3(5)- methylpyrazolen
PL309339A1 (en) Novel triazoquinazolines, methods of obtaining them and their application
Braiko et al. The role of Infusoria wanderers in the formation of cenosis on plankton and the peculiarities of their ecology.
MY133868A (en) Flattening process for epitaxial semiconductor wafers
NO922341L (no) Fremgangsmaate og middel for behandling av trombocytopeni
JPS55126247A (en) Fixing method for photomask substrate
HUT41204A (en) Process and composition against contaminations of plants by viruses

Legal Events

Date Code Title Description
8364 No opposition during term of opposition