DE60227872D1 - Speisespannungsabschaltsteuerungs-Verfahren und -Anordnung - Google Patents

Speisespannungsabschaltsteuerungs-Verfahren und -Anordnung

Info

Publication number
DE60227872D1
DE60227872D1 DE60227872T DE60227872T DE60227872D1 DE 60227872 D1 DE60227872 D1 DE 60227872D1 DE 60227872 T DE60227872 T DE 60227872T DE 60227872 T DE60227872 T DE 60227872T DE 60227872 D1 DE60227872 D1 DE 60227872D1
Authority
DE
Germany
Prior art keywords
arrangement
control method
supply voltage
shutdown control
voltage shutdown
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60227872T
Other languages
English (en)
Inventor
Choi Jong-Hyun
Yoo Jei-Hwan
Lee Jong-Eon
Jang Hyun-Soon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Application granted granted Critical
Publication of DE60227872D1 publication Critical patent/DE60227872D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/4072—Circuits for initialization, powering up or down, clearing memory or presetting
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/143—Detection of memory cassette insertion or removal; Continuity checks of supply or ground lines; Detection of supply variations, interruptions or levels ; Switching between alternative supplies
DE60227872T 2001-04-27 2002-03-08 Speisespannungsabschaltsteuerungs-Verfahren und -Anordnung Expired - Lifetime DE60227872D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US28724901P 2001-04-27 2001-04-27
US09/981,782 US6560158B2 (en) 2001-04-27 2001-10-17 Power down voltage control method and apparatus

Publications (1)

Publication Number Publication Date
DE60227872D1 true DE60227872D1 (de) 2008-09-11

Family

ID=26964362

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60227872T Expired - Lifetime DE60227872D1 (de) 2001-04-27 2002-03-08 Speisespannungsabschaltsteuerungs-Verfahren und -Anordnung

Country Status (7)

Country Link
US (1) US6560158B2 (de)
EP (1) EP1253595B1 (de)
JP (1) JP4261126B2 (de)
KR (1) KR100468723B1 (de)
CN (1) CN100474441C (de)
DE (1) DE60227872D1 (de)
TW (1) TW556215B (de)

Families Citing this family (61)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6771553B2 (en) * 2001-10-18 2004-08-03 Micron Technology, Inc. Low power auto-refresh circuit and method for dynamic random access memories
KR100415092B1 (ko) * 2002-05-13 2004-01-13 주식회사 하이닉스반도체 모드 레지스터를 갖는 반도체 메모리 장치 및 상기 반도체메모리 장치에서의 디프 파워 다운 모드의 제어 방법
US6731548B2 (en) * 2002-06-07 2004-05-04 Micron Technology, Inc. Reduced power registered memory module and method
KR100426443B1 (ko) * 2002-06-29 2004-04-13 주식회사 하이닉스반도체 딥 파워다운 제어 회로
JP4187505B2 (ja) * 2002-11-05 2008-11-26 富士通マイクロエレクトロニクス株式会社 半導体記憶装置
KR100558475B1 (ko) * 2003-04-16 2006-03-07 삼성전자주식회사 반도체 메모리 장치 및 이 장치의 배치 방법
KR100548557B1 (ko) * 2003-05-21 2006-02-02 주식회사 하이닉스반도체 반도체 장치의 내부 전원발생장치
KR100691485B1 (ko) 2003-07-29 2007-03-09 주식회사 하이닉스반도체 액티브 모드시에 전류소모를 줄일 수 있는 반도체 메모리장치
JP2005135484A (ja) * 2003-10-29 2005-05-26 Renesas Technology Corp 半導体装置
KR100558549B1 (ko) * 2003-12-05 2006-03-10 삼성전자주식회사 외부 전원전압 제어기능을 갖는 반도체 장치 및 그에 따른제어방법
KR100566308B1 (ko) * 2003-12-30 2006-03-30 주식회사 하이닉스반도체 반도체 메모리 소자의 내부전원 초기화 회로 및 그의구동방법
US10013371B2 (en) 2005-06-24 2018-07-03 Google Llc Configurable memory circuit system and method
US8055833B2 (en) 2006-10-05 2011-11-08 Google Inc. System and method for increasing capacity, performance, and flexibility of flash storage
US7392338B2 (en) 2006-07-31 2008-06-24 Metaram, Inc. Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits
US8397013B1 (en) 2006-10-05 2013-03-12 Google Inc. Hybrid memory module
US8359187B2 (en) 2005-06-24 2013-01-22 Google Inc. Simulating a different number of memory circuit devices
US8244971B2 (en) 2006-07-31 2012-08-14 Google Inc. Memory circuit system and method
US20080028136A1 (en) 2006-07-31 2008-01-31 Schakel Keith R Method and apparatus for refresh management of memory modules
US8081474B1 (en) 2007-12-18 2011-12-20 Google Inc. Embossed heat spreader
US8041881B2 (en) 2006-07-31 2011-10-18 Google Inc. Memory device with emulated characteristics
US8089795B2 (en) 2006-02-09 2012-01-03 Google Inc. Memory module with memory stack and interface with enhanced capabilities
US20080082763A1 (en) 2006-10-02 2008-04-03 Metaram, Inc. Apparatus and method for power management of memory circuits by a system or component thereof
US9542352B2 (en) 2006-02-09 2017-01-10 Google Inc. System and method for reducing command scheduling constraints of memory circuits
US8335894B1 (en) 2008-07-25 2012-12-18 Google Inc. Configurable memory system with interface circuit
US7609567B2 (en) 2005-06-24 2009-10-27 Metaram, Inc. System and method for simulating an aspect of a memory circuit
US7386656B2 (en) 2006-07-31 2008-06-10 Metaram, Inc. Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit
US8796830B1 (en) 2006-09-01 2014-08-05 Google Inc. Stackable low-profile lead frame package
US8130560B1 (en) 2006-11-13 2012-03-06 Google Inc. Multi-rank partial width memory modules
US8438328B2 (en) 2008-02-21 2013-05-07 Google Inc. Emulation of abstracted DIMMs using abstracted DRAMs
US8111566B1 (en) 2007-11-16 2012-02-07 Google, Inc. Optimal channel design for memory devices for providing a high-speed memory interface
US8386722B1 (en) 2008-06-23 2013-02-26 Google Inc. Stacked DIMM memory interface
US8077535B2 (en) 2006-07-31 2011-12-13 Google Inc. Memory refresh apparatus and method
US8060774B2 (en) 2005-06-24 2011-11-15 Google Inc. Memory systems and memory modules
US8327104B2 (en) 2006-07-31 2012-12-04 Google Inc. Adjusting the timing of signals associated with a memory system
US8090897B2 (en) 2006-07-31 2012-01-03 Google Inc. System and method for simulating an aspect of a memory circuit
US9507739B2 (en) 2005-06-24 2016-11-29 Google Inc. Configurable memory circuit system and method
US9171585B2 (en) 2005-06-24 2015-10-27 Google Inc. Configurable memory circuit system and method
KR100725362B1 (ko) * 2005-07-11 2007-06-07 삼성전자주식회사 동적 메모리 장치 및 이를 포함하는 통신 단말기
US7379316B2 (en) 2005-09-02 2008-05-27 Metaram, Inc. Methods and apparatus of stacking DRAMs
US7885133B2 (en) * 2005-10-20 2011-02-08 Panasonic Corporation Memory control device
KR100734306B1 (ko) * 2006-01-17 2007-07-02 삼성전자주식회사 딥 파워 다운 모드 탈출 후 전원 레벨을 조기에안정화시키는 메모리 장치
US9632929B2 (en) 2006-02-09 2017-04-25 Google Inc. Translating an address associated with a command communicated between a system and memory circuits
US7724589B2 (en) 2006-07-31 2010-05-25 Google Inc. System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits
KR100893770B1 (ko) * 2007-01-02 2009-04-20 삼성전자주식회사 반도체 메모리 장치의 구동 방법, 반도체 메모리 장치 및이를 포함하는 휴대용 미디어 시스템
US20080228950A1 (en) * 2007-03-14 2008-09-18 Qimonda North America Corp. Memory power down mode exit method and system
US8209479B2 (en) 2007-07-18 2012-06-26 Google Inc. Memory circuit system and method
US7729191B2 (en) 2007-09-06 2010-06-01 Micron Technology, Inc. Memory device command decoding system and memory device and processor-based system using same
US8080874B1 (en) 2007-09-14 2011-12-20 Google Inc. Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween
JP5034844B2 (ja) * 2007-10-01 2012-09-26 ヤマハ株式会社 電子機器
JP5304129B2 (ja) * 2008-09-17 2013-10-02 富士通株式会社 メモリデバイス
EP2441007A1 (de) 2009-06-09 2012-04-18 Google, Inc. Programmierung von dimm-abschlusswiderstandswerten
KR101796116B1 (ko) 2010-10-20 2017-11-10 삼성전자 주식회사 반도체 장치, 이를 포함하는 메모리 모듈, 메모리 시스템 및 그 동작방법
KR102289001B1 (ko) 2014-06-09 2021-08-13 삼성전자주식회사 솔리드 스테이드 드라이브 및 그것의 동작 방법
US20170206031A1 (en) * 2016-01-15 2017-07-20 Samsung Electronics Co., Ltd. Fine grain level memory power consumption control mechanism
US9922684B2 (en) * 2016-02-11 2018-03-20 Adesto Technologies Corporation Memory device ultra-deep power-down mode exit control
KR20180109215A (ko) * 2017-03-27 2018-10-08 에스케이하이닉스 주식회사 반도체장치
JP6792667B2 (ja) * 2019-05-13 2020-11-25 ウィンボンド エレクトロニクス コーポレーション 半導体記憶装置
JP7165151B2 (ja) * 2020-02-18 2022-11-02 ウィンボンド エレクトロニクス コーポレーション 半導体装置
JP2021140840A (ja) * 2020-03-03 2021-09-16 ウィンボンド エレクトロニクス コーポレーション 半導体記憶装置
KR20220011429A (ko) 2020-07-21 2022-01-28 에스케이하이닉스 주식회사 반도체 장치와 반도체 메모리 장치
KR20230033414A (ko) 2021-09-01 2023-03-08 삼성전자주식회사 메모리 장치의 구동 방법 및 이를 수행하는 메모리 장치

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5583457A (en) * 1992-04-14 1996-12-10 Hitachi, Ltd. Semiconductor integrated circuit device having power reduction mechanism
JP2768172B2 (ja) * 1992-09-30 1998-06-25 日本電気株式会社 半導体メモリ装置
JPH07105681A (ja) * 1993-10-07 1995-04-21 Mitsubishi Electric Corp 半導体装置
US5483486A (en) * 1994-10-19 1996-01-09 Intel Corporation Charge pump circuit for providing multiple output voltages for flash memory
KR0141933B1 (ko) * 1994-10-20 1998-07-15 문정환 저전력의 스테이틱 랜덤 억세스 메모리장치
US5822246A (en) * 1996-09-30 1998-10-13 Intel Corporation Method and apparatus for detecting the voltage on the VCC pin
JP3319960B2 (ja) * 1996-10-17 2002-09-03 富士通株式会社 半導体装置
KR100221658B1 (ko) * 1996-12-28 1999-09-15 구본준 다이나믹 바이어스 회로
US6249473B1 (en) * 2000-02-21 2001-06-19 Vanguard International Semiconductor Corporation Power down system for regulated internal voltage supply in DRAM
JP5041631B2 (ja) * 2001-06-15 2012-10-03 ルネサスエレクトロニクス株式会社 半導体記憶装置

Also Published As

Publication number Publication date
JP2003007061A (ja) 2003-01-10
EP1253595A3 (de) 2004-03-31
US6560158B2 (en) 2003-05-06
TW556215B (en) 2003-10-01
CN100474441C (zh) 2009-04-01
CN1384505A (zh) 2002-12-11
US20020159322A1 (en) 2002-10-31
EP1253595A2 (de) 2002-10-30
EP1253595B1 (de) 2008-07-30
KR20030009100A (ko) 2003-01-29
KR100468723B1 (ko) 2005-01-29
JP4261126B2 (ja) 2009-04-30

Similar Documents

Publication Publication Date Title
DE60227872D1 (de) Speisespannungsabschaltsteuerungs-Verfahren und -Anordnung
DE60135427D1 (de) Antriebsgerät, Stromversorgungsgerät und Steuerungsverfahren
DE69939603D1 (de) Schaltnetzteil und Steuerverfahren dafür
DE60130289D1 (de) Leistungsverbrauchsteuerungsverfahren und -vorrrichtung
DE60227932D1 (de) Spannungsregler
DE60223713D1 (de) Leistungsverstärkerregelung
DE50208307D1 (de) Spannungsregler
DE60235469D1 (de) Kraftstoffförderpumpe und kontrollverfahren
DE60228771D1 (de) Kraftwerksteuerapparat
DE50201495D1 (de) Motorsteuerungsverfahren und Motorsteuerung
DE50115662D1 (de) Steuer- und versorgungssystem
DE50310246D1 (de) N leitwertsensor enthaltenden kontrolleinheit
DE60316148D1 (de) Wegmesssystem und dieses enthaltendes bogenzuführsystem
DE50301311D1 (de) Schaltnetzteilanordnung
DE60214810D1 (de) Stromversorgungseinheit
DE60239023D1 (de) Spannungsgeneratorschaltung und Steuerverfahren dafür
DE60102549D1 (de) Schaltung mit niedriger Leistung und Anstiegszeitsteuerung
DE60118697D1 (de) Bandabstands-Referenzspannung mit niedriger Versorgungsspannung
FI20012404A0 (fi) Puhelunohjausmenetelmä ja -järjestely
DE60321296D1 (de) Leistungssteuersystem
DE50213041D1 (de) Brennstoffversorgungssystem und zugehöriges Betriebsverfahren
DE60219240D1 (de) Steuerungsschaltung für Stromversorgung und Kochvorrichtung
DE60207929D1 (de) Zuführeinrichtung und Steuerungsverfahren dafür
DE60042500D1 (de) Halbleieterspeicheranordnung und zugehöriges Steuerungsverfahren
DE60126467D1 (de) Heizungssteuergerät und Heizungssteuermethode

Legal Events

Date Code Title Description
8364 No opposition during term of opposition