DE602004005291D1 - Verfahren und Schaltungsanordnung zur Datenrückgewinnung - Google Patents
Verfahren und Schaltungsanordnung zur DatenrückgewinnungInfo
- Publication number
- DE602004005291D1 DE602004005291D1 DE602004005291T DE602004005291T DE602004005291D1 DE 602004005291 D1 DE602004005291 D1 DE 602004005291D1 DE 602004005291 T DE602004005291 T DE 602004005291T DE 602004005291 T DE602004005291 T DE 602004005291T DE 602004005291 D1 DE602004005291 D1 DE 602004005291D1
- Authority
- DE
- Germany
- Prior art keywords
- circuit
- data recovery
- recovery
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
- H04L7/0338—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals the correction of the phase error being performed by a feed forward loop
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Dc Digital Transmission (AREA)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003407613 | 2003-12-05 | ||
JP2003407613 | 2003-12-05 | ||
JP2004292809 | 2004-10-05 | ||
JP2004292809A JP4480536B2 (ja) | 2003-12-05 | 2004-10-05 | データリカバリ方法およびデータリカバリ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE602004005291D1 true DE602004005291D1 (de) | 2007-04-26 |
DE602004005291T2 DE602004005291T2 (de) | 2007-12-20 |
Family
ID=34467862
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE602004005291T Active DE602004005291T2 (de) | 2003-12-05 | 2004-12-03 | Verfahren und Schaltungsanordnung zur Datenrückgewinnung |
Country Status (4)
Country | Link |
---|---|
US (1) | US7684531B2 (de) |
EP (1) | EP1538775B1 (de) |
JP (1) | JP4480536B2 (de) |
DE (1) | DE602004005291T2 (de) |
Families Citing this family (56)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA2389969A1 (en) * | 2002-06-25 | 2003-12-25 | John W. Bogdan | Digital signal processing of multi-sampled phase |
JP4676792B2 (ja) * | 2005-03-17 | 2011-04-27 | 株式会社リコー | データリカバリ方法、データリカバリ回路、データ送受信装置及び情報処理装置 |
JP2007036869A (ja) * | 2005-07-28 | 2007-02-08 | Nec Electronics Corp | シリアルパラレル変換、パラレルシリアル変換、fifo一体回路 |
US7279950B2 (en) * | 2005-09-27 | 2007-10-09 | International Business Machines Corporation | Method and system for high frequency clock signal gating |
JP2007096903A (ja) * | 2005-09-29 | 2007-04-12 | Rohm Co Ltd | パラレルシリアル変換回路およびそれを用いた電子機器 |
US7379382B2 (en) | 2005-10-28 | 2008-05-27 | Micron Technology, Inc. | System and method for controlling timing of output signals |
JP4740746B2 (ja) * | 2006-01-16 | 2011-08-03 | 株式会社リコー | デジタルpll回路及びそれを備えた光ディスク装置 |
JP5194390B2 (ja) | 2006-06-21 | 2013-05-08 | 株式会社リコー | データ処理装置 |
KR20080007897A (ko) * | 2006-07-18 | 2008-01-23 | 삼성전자주식회사 | 이미지 센서의 구동신호 공급장치 및 방법 |
JP2008066879A (ja) * | 2006-09-05 | 2008-03-21 | Ricoh Co Ltd | オーバーサンプリング回路及びオーバーサンプリング方法 |
JP4792354B2 (ja) * | 2006-09-08 | 2011-10-12 | 大崎電気工業株式会社 | 位相調整機能付きシングルビット乗算回路 |
US7782990B1 (en) * | 2006-09-27 | 2010-08-24 | Xilinx, Inc. | Method of and circuit for oversampling a signal in an integrated circuit |
JP2008235985A (ja) * | 2007-03-16 | 2008-10-02 | Ricoh Co Ltd | クロックデータリカバリー回路及び通信装置 |
US8325704B1 (en) * | 2007-05-16 | 2012-12-04 | Dust Networks, Inc. | Time correction and distance measurement in wireless mesh networks |
WO2008153652A2 (en) * | 2007-05-25 | 2008-12-18 | Rambus Inc. | Reference clock and command word alignment |
US7929654B2 (en) | 2007-08-30 | 2011-04-19 | Zenko Technologies, Inc. | Data sampling circuit and method for clock and data recovery |
US7869544B2 (en) * | 2008-01-03 | 2011-01-11 | International Business Machines Corporation | System for measuring an eyewidth of a data signal in an asynchronous system |
JP5286845B2 (ja) * | 2008-03-12 | 2013-09-11 | 株式会社リコー | データリカバリ回路 |
JP5243877B2 (ja) * | 2008-08-04 | 2013-07-24 | ルネサスエレクトロニクス株式会社 | 通信装置 |
WO2009141680A1 (en) * | 2008-05-19 | 2009-11-26 | Freescale Semiconductor, Inc. | Method for sampling data and apparatus therefor |
JP5188287B2 (ja) * | 2008-06-25 | 2013-04-24 | ルネサスエレクトロニクス株式会社 | 通信装置 |
JP2010147558A (ja) * | 2008-12-16 | 2010-07-01 | Renesas Electronics Corp | クロックデータリカバリ回路 |
US8355478B1 (en) * | 2009-05-29 | 2013-01-15 | Honeywell International Inc. | Circuit for aligning clock to parallel data |
JP5478950B2 (ja) | 2009-06-15 | 2014-04-23 | ルネサスエレクトロニクス株式会社 | 半導体装置及びデータ処理システム |
JP5560646B2 (ja) * | 2009-10-19 | 2014-07-30 | 株式会社リコー | オーバーサンプリング回路、及びそれを用いたシリアル通信システム |
US9041452B2 (en) * | 2010-01-27 | 2015-05-26 | Silicon Laboratories Inc. | Circuit and method of clocking multiple digital circuits in multiple phases |
US8832336B2 (en) * | 2010-01-30 | 2014-09-09 | Mosys, Inc. | Reducing latency in serializer-deserializer links |
US9025964B2 (en) * | 2010-06-04 | 2015-05-05 | Mitsubishi Electric Corporation | Receiver, data identifying and reproducing apparatus, pon system, and data identifying and reproducing method |
US20120033772A1 (en) * | 2010-08-08 | 2012-02-09 | Freescale Semiconductor, Inc | Synchroniser circuit and method |
JP2012109931A (ja) | 2010-10-25 | 2012-06-07 | Ricoh Co Ltd | オーバーサンプリング回路及びそれを用いたシリアル通信装置及びシリアル通信方法 |
TWI423588B (zh) * | 2010-12-23 | 2014-01-11 | Ind Tech Res Inst | 位準變遷判斷電路及其方法 |
US8458546B2 (en) * | 2011-05-12 | 2013-06-04 | Lsi Corporation | Oversampled clock and data recovery with extended rate acquisition |
CN102931969B (zh) * | 2011-08-12 | 2015-03-04 | 智原科技股份有限公司 | 数据提取的方法与装置 |
US8687752B2 (en) * | 2011-11-01 | 2014-04-01 | Qualcomm Incorporated | Method and apparatus for receiver adaptive phase clocked low power serial link |
US9385816B2 (en) | 2011-11-14 | 2016-07-05 | Intel Corporation | Methods and arrangements for frequency shift communications by undersampling |
JP6221274B2 (ja) | 2012-05-14 | 2017-11-01 | 株式会社リコー | データ受信装置及びデータ通信システム |
US9148250B2 (en) | 2012-06-30 | 2015-09-29 | Intel Corporation | Methods and arrangements for error correction in decoding data from an electromagnetic radiator |
JP5459421B2 (ja) | 2012-07-12 | 2014-04-02 | 株式会社デンソー | データ受信装置及びデータ通信システム |
US9014564B2 (en) | 2012-09-24 | 2015-04-21 | Intel Corporation | Light receiver position determination |
US9203541B2 (en) * | 2012-09-28 | 2015-12-01 | Intel Corporation | Methods and apparatus for multiphase sampling of modulated light |
US9218532B2 (en) | 2012-09-28 | 2015-12-22 | Intel Corporation | Light ID error detection and correction for light receiver position determination |
US9178615B2 (en) | 2012-09-28 | 2015-11-03 | Intel Corporation | Multiphase sampling of modulated light with phase synchronization field |
US9590728B2 (en) | 2012-09-29 | 2017-03-07 | Intel Corporation | Integrated photogrammetric light communications positioning and inertial navigation system positioning |
JP5751290B2 (ja) | 2013-07-11 | 2015-07-22 | 株式会社デンソー | データ受信装置及び受信ビット列の同一値ビット長判定方法 |
US9721627B2 (en) * | 2013-10-04 | 2017-08-01 | Cavium, Inc. | Method and apparatus for aligning signals |
US20150207617A1 (en) * | 2014-01-22 | 2015-07-23 | Kabushiki Kaisha Toshiba | Reception circuit and communication system |
JP2016092445A (ja) * | 2014-10-29 | 2016-05-23 | 株式会社リコー | シリアル通信システム |
US9832338B2 (en) | 2015-03-06 | 2017-11-28 | Intel Corporation | Conveyance of hidden image data between output panel and digital camera |
JP6819219B2 (ja) * | 2016-10-28 | 2021-01-27 | 富士通株式会社 | クロック再生回路,半導体集積回路装置およびrfタグ |
US10911052B2 (en) | 2018-05-23 | 2021-02-02 | Macom Technology Solutions Holdings, Inc. | Multi-level signal clock and data recovery |
US11005573B2 (en) | 2018-11-20 | 2021-05-11 | Macom Technology Solutions Holdings, Inc. | Optic signal receiver with dynamic control |
JP7393079B2 (ja) * | 2019-03-26 | 2023-12-06 | ラピスセミコンダクタ株式会社 | 半導体装置 |
US12013423B2 (en) | 2020-09-30 | 2024-06-18 | Macom Technology Solutions Holdings, Inc. | TIA bandwidth testing system and method |
US11658630B2 (en) | 2020-12-04 | 2023-05-23 | Macom Technology Solutions Holdings, Inc. | Single servo loop controlling an automatic gain control and current sourcing mechanism |
CN113886315B (zh) * | 2021-09-23 | 2024-05-03 | 珠海一微半导体股份有限公司 | 一种时钟数据恢复系统、芯片及时钟数据恢复方法 |
US11962677B2 (en) | 2022-04-13 | 2024-04-16 | Stmicroelectronics S.R.L. | System and method for clock resynchronization |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW297965B (de) * | 1995-06-26 | 1997-02-11 | Hitachi Ltd | |
US6266799B1 (en) * | 1997-10-02 | 2001-07-24 | Xaqti, Corporation | Multi-phase data/clock recovery circuitry and methods for implementing same |
KR100261295B1 (ko) * | 1997-12-03 | 2000-07-01 | 이계철 | 준안정이 고려된 디지털 위상 정렬장치 |
JP2000174736A (ja) * | 1998-12-08 | 2000-06-23 | Sharp Corp | ビット同期回路 |
JP3294566B2 (ja) * | 1999-05-28 | 2002-06-24 | 沖電気工業株式会社 | ビット位相同期装置 |
JP4158296B2 (ja) * | 1999-10-15 | 2008-10-01 | 沖電気工業株式会社 | ビット位相同期回路 |
US20020118006A1 (en) * | 2000-06-02 | 2002-08-29 | Enam Syed K. | Phase frequency detector |
JP3636657B2 (ja) * | 2000-12-21 | 2005-04-06 | Necエレクトロニクス株式会社 | クロックアンドデータリカバリ回路とそのクロック制御方法 |
US7054374B1 (en) * | 2000-12-29 | 2006-05-30 | Intel Corporation | Differential simultaneous bi-directional receiver |
US7167533B2 (en) * | 2001-06-30 | 2007-01-23 | Intel Corporation | Apparatus and method for communication link receiver having adaptive clock phase shifting |
DE60213443T2 (de) | 2001-10-26 | 2007-08-23 | International Business Machines Corp. | Speicherschaltung und schaltung zur erkennung eines gültigen überganges |
JP3802447B2 (ja) * | 2002-05-17 | 2006-07-26 | Necエレクトロニクス株式会社 | クロックアンドデータリカバリ回路とそのクロック制御方法 |
US7113560B1 (en) * | 2002-09-24 | 2006-09-26 | Taiwan Semiconductor Manufacturing Co., Ltd. | Serial link scheme based on delay lock loop |
-
2004
- 2004-10-05 JP JP2004292809A patent/JP4480536B2/ja active Active
- 2004-12-03 DE DE602004005291T patent/DE602004005291T2/de active Active
- 2004-12-03 EP EP04028728A patent/EP1538775B1/de active Active
- 2004-12-03 US US11/002,885 patent/US7684531B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
JP4480536B2 (ja) | 2010-06-16 |
US7684531B2 (en) | 2010-03-23 |
JP2005192192A (ja) | 2005-07-14 |
EP1538775A1 (de) | 2005-06-08 |
DE602004005291T2 (de) | 2007-12-20 |
US20050135527A1 (en) | 2005-06-23 |
EP1538775B1 (de) | 2007-03-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE602004005291D1 (de) | Verfahren und Schaltungsanordnung zur Datenrückgewinnung | |
DE602004029760D1 (de) | System und Verfahren zur Datenmigration | |
DE602004028434D1 (de) | Informationsaufzeichnungsvorrichtung und Verfahren | |
DE60336437D1 (de) | Schaltungsanordnung zur Daten- und Taktrückgewinnung und entsprechendes Taktkontrollverfahren | |
DE602004020362D1 (de) | Lenkbare bohrmeisselanordnung und verfahren | |
DE60329738D1 (de) | Verfahren und System zum Drucken von integrierten Schaltungsplänen | |
DE602004026698D1 (de) | Verfahren zur gemeinsmen benutzung von multimedia-daten | |
DE60309299D1 (de) | System und Verfahren zur Ablaufverfolgung von Banknoten | |
DE602004029810D1 (de) | Leistungsschaltung und verfahren zur vergrösserung | |
DE602005003473D1 (de) | Datenverarbeitungssystem und Verfahren zur Zuordnung von Zeitlagen | |
DE50309469D1 (de) | Verfahren und messgerät zur ortung eingeschlossener objekte | |
DE602004002343D1 (de) | Navigationssystem und Verfahren | |
DE502005010333D1 (de) | Schaltung und Verfahren zur Trägerrückgewinnung | |
DE60336292D1 (de) | System und Verfahren zum elektronischen Erwerb | |
DE602004027181D1 (de) | Gerät und Verfahren zur Lesesynchronisierung von Video-Daten und Hilfs-Daten | |
DE60233935D1 (de) | Verfahren und Gerät zur Datenverarbeitung | |
DE502004003630D1 (de) | System und verfahren zur identifizierung von automatisierungskomponenten | |
DE602004009271D1 (de) | Etikettenausleseverfahren und zugehörige Vorrichtung | |
DE602006020829D1 (de) | Verfahren und Vorrichtung zur Datenwiedergabe | |
DE60324203D1 (de) | Verfahren und system zur datenübertragung | |
DE50312128D1 (de) | Lenkung und Verfahren zur Lenkung | |
DE602004023469D1 (de) | System und Verfahren zur Ermittlung von Positionsdaten | |
DE60323441D1 (de) | System und Verfahren zur automatischen Datenverbreitung | |
DE602004008989D1 (de) | Verfahren zur Zwischenübertragungsaufzeichnung und Vorrichtung dafür | |
DE602004030749D1 (de) | Einrichtung und Verfahren zur Sicherung von Daten |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition |