DE4226421A1 - Masken-nur-lesespeicher - Google Patents
Masken-nur-lesespeicherInfo
- Publication number
- DE4226421A1 DE4226421A1 DE4226421A DE4226421A DE4226421A1 DE 4226421 A1 DE4226421 A1 DE 4226421A1 DE 4226421 A DE4226421 A DE 4226421A DE 4226421 A DE4226421 A DE 4226421A DE 4226421 A1 DE4226421 A1 DE 4226421A1
- Authority
- DE
- Germany
- Prior art keywords
- word line
- area
- diffusion region
- region
- mask read
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/08—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements
- G11C17/10—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM
- G11C17/12—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM using field-effect devices
- G11C17/123—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM using field-effect devices comprising cells having several storage transistors connected in series
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B20/00—Read-only memory [ROM] devices
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Semiconductor Memories (AREA)
- Read Only Memory (AREA)
- Non-Volatile Memory (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019910015427A KR940004609B1 (ko) | 1991-09-04 | 1991-09-04 | 마스크 리드 온리 메모리 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE4226421A1 true DE4226421A1 (de) | 1993-03-18 |
Family
ID=19319567
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE4226421A Pending DE4226421A1 (de) | 1991-09-04 | 1992-08-10 | Masken-nur-lesespeicher |
Country Status (7)
| Country | Link |
|---|---|
| KR (1) | KR940004609B1 (enExample) |
| CN (1) | CN1070279A (enExample) |
| DE (1) | DE4226421A1 (enExample) |
| FR (1) | FR2680908A1 (enExample) |
| GB (1) | GB2259405A (enExample) |
| IT (1) | IT1261716B (enExample) |
| TW (1) | TW222341B (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE10254155A1 (de) * | 2002-11-20 | 2004-06-17 | Infineon Technologies Ag | Maskenprogrammierbares ROM-Bauelement und Verfahren zu dessen Herstellung |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2683078A1 (fr) * | 1991-10-29 | 1993-04-30 | Samsung Electronics Co Ltd | Memoire morte a masque de type non-et. |
| KR100446603B1 (ko) * | 1997-12-12 | 2004-11-03 | 삼성전자주식회사 | 강유전성액정화합물,이를포함한액정조성물및이를채용한액정표시소자 |
| CN100343920C (zh) * | 2004-07-14 | 2007-10-17 | 义隆电子股份有限公司 | 适用字符线金属导线技术的平面单元只读存储器 |
| US7953595B2 (en) | 2006-10-18 | 2011-05-31 | Polycom, Inc. | Dual-transform coding of audio signals |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56156993A (en) * | 1980-05-08 | 1981-12-03 | Fujitsu Ltd | Read only memory |
| GB2102623B (en) * | 1981-06-30 | 1985-04-11 | Tokyo Shibaura Electric Co | Method of manufacturing a semiconductors memory device |
| JPS6329579A (ja) * | 1986-07-23 | 1988-02-08 | Hitachi Ltd | 縦型rom |
| IT1217403B (it) * | 1988-04-12 | 1990-03-22 | Sgs Thomson Microelectronics | Matrice di memoria a tovaglia con celle eprom sfalsate |
-
1991
- 1991-09-04 KR KR1019910015427A patent/KR940004609B1/ko not_active Expired - Fee Related
-
1992
- 1992-07-31 FR FR9209528A patent/FR2680908A1/fr active Pending
- 1992-08-07 IT ITMI921962A patent/IT1261716B/it active IP Right Grant
- 1992-08-07 GB GB9216801A patent/GB2259405A/en not_active Withdrawn
- 1992-08-08 TW TW081106279A patent/TW222341B/zh active
- 1992-08-10 CN CN92109280A patent/CN1070279A/zh active Pending
- 1992-08-10 DE DE4226421A patent/DE4226421A1/de active Pending
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE10254155A1 (de) * | 2002-11-20 | 2004-06-17 | Infineon Technologies Ag | Maskenprogrammierbares ROM-Bauelement und Verfahren zu dessen Herstellung |
| US6906942B2 (en) | 2002-11-20 | 2005-06-14 | Infineon Technologies Ag | Programmable mask ROM building element and process of manufacture |
| DE10254155B4 (de) * | 2002-11-20 | 2010-12-09 | Infineon Technologies Ag | Maskenprogrammierbares ROM-Bauelement |
Also Published As
| Publication number | Publication date |
|---|---|
| IT1261716B (it) | 1996-05-30 |
| GB9216801D0 (en) | 1992-09-23 |
| FR2680908A1 (fr) | 1993-03-05 |
| GB2259405A (en) | 1993-03-10 |
| KR940004609B1 (ko) | 1994-05-25 |
| CN1070279A (zh) | 1993-03-24 |
| TW222341B (enExample) | 1994-04-11 |
| KR930006951A (ko) | 1993-04-22 |
| ITMI921962A1 (it) | 1994-02-07 |
| ITMI921962A0 (it) | 1992-08-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0024311B1 (de) | Verfahren zum Herstellen eines hochintegrierten Festwertspeichers | |
| DE10330072B4 (de) | Zellen eines dynamischen Speichers mit wahlfreiem Zugriff mit seitlich versetzten Speicherknoten und Verfahren zu ihrer Herstellung | |
| DE2852049C2 (de) | Festwertspeicher | |
| DE69005129T2 (de) | Verfahren zur Herstellung von integrierten Schaltungen mit EPROM-Speicher-Transistoren und logischen Transistoren. | |
| DE3037431A1 (de) | Verfahren zur herstellung von elektrisch programmierbaren festwertspeichern in mos-technologie | |
| DE1106368B (de) | Verfahren zur Herstellung einer Schaltmatrize | |
| DE2311915A1 (de) | Verfahren zur herstellung von integrierten mos-scha'tkreisen | |
| DE19611438A1 (de) | EEPROM Flashzelle sowie Verfahren zu deren Herstellung | |
| DE2916065C2 (de) | Datenverarbeitungseinrichtung | |
| DE19501557A1 (de) | Halbleitervorrichtung und Verfahren zu deren Herstellung | |
| DE3139846C2 (enExample) | ||
| DE2014649A1 (de) | Elektronisches Zuordnernetzwerk | |
| DE3044983A1 (de) | Integrierte schaltungsanordnung mit transistorelementen | |
| DE19708031B4 (de) | Nichtflüchtiger Halbleiterspeicher und Verfahren zu dessen Herstellung | |
| DE4226421A1 (de) | Masken-nur-lesespeicher | |
| DE2914636A1 (de) | Halbleiterbauelement und verfahren zur herstellung | |
| DE19501558B4 (de) | Halbleitervorrichtung und Verfahren zu deren Herstellung | |
| DE68911425T2 (de) | Hochintegrierte EPROM-Speicheranordnung. | |
| DE3639053C2 (de) | Integrierte Schaltungsanordnung | |
| DE2540350B2 (de) | Halbleiterschaltung mit einer Matrix aus Isolierschicht-Feldeffekttransistoren | |
| DE3033535A1 (de) | Halbleitervorrichtung und verfahren zu ihrer herstellung | |
| DE3917303C2 (enExample) | ||
| DE3884712T2 (de) | Halbleiterspeichervorrichtung und Herstellungsverfahren. | |
| DE4420026A1 (de) | Halbleiterspeichervorrichtung | |
| DE2040012A1 (de) | Integrierter Schaltungswiderstand und Verfahren zur Herstellung desselben |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| OP8 | Request for examination as to paragraph 44 patent law |