DE3681934D1 - Integrierter mos-transistor und verfahren zu seiner herstellung. - Google Patents

Integrierter mos-transistor und verfahren zu seiner herstellung.

Info

Publication number
DE3681934D1
DE3681934D1 DE8686300780T DE3681934T DE3681934D1 DE 3681934 D1 DE3681934 D1 DE 3681934D1 DE 8686300780 T DE8686300780 T DE 8686300780T DE 3681934 T DE3681934 T DE 3681934T DE 3681934 D1 DE3681934 D1 DE 3681934D1
Authority
DE
Germany
Prior art keywords
production
mos transistor
integrated mos
integrated
transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE8686300780T
Other languages
English (en)
Inventor
Mitsugi C O Patent Divis Ogura
Shoji C O Patent Divis Arizumi
Fumio C O Patent Div Horiguchi
Fujio C O Patent Divis Masuoka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP60022942A external-priority patent/JPS61183954A/ja
Priority claimed from JP60022943A external-priority patent/JPS61183967A/ja
Priority claimed from JP60022941A external-priority patent/JPS61183953A/ja
Application filed by Toshiba Corp filed Critical Toshiba Corp
Application granted granted Critical
Publication of DE3681934D1 publication Critical patent/DE3681934D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/92Capacitors having potential barriers
    • H01L29/94Metal-insulator-semiconductors, e.g. MOS
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568Lateral single gate silicon transistors
    • H01L29/66575Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
    • H01L29/6659Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76895Local interconnects; Local pads, as exemplified by patent document EP0896365
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7833Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
    • H01L29/7835Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with asymmetrical source and drain regions, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B20/00Read-only memory [ROM] devices
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/141Self-alignment coat gate

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Memories (AREA)
DE8686300780T 1985-02-08 1986-02-05 Integrierter mos-transistor und verfahren zu seiner herstellung. Expired - Lifetime DE3681934D1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP60022942A JPS61183954A (ja) 1985-02-08 1985-02-08 読み出し専用半導体記憶装置の製造方法
JP60022943A JPS61183967A (ja) 1985-02-08 1985-02-08 半導体装置の製造方法
JP60022941A JPS61183953A (ja) 1985-02-08 1985-02-08 読み出し専用半導体記憶装置

Publications (1)

Publication Number Publication Date
DE3681934D1 true DE3681934D1 (de) 1991-11-21

Family

ID=27284036

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8686300780T Expired - Lifetime DE3681934D1 (de) 1985-02-08 1986-02-05 Integrierter mos-transistor und verfahren zu seiner herstellung.

Country Status (4)

Country Link
US (1) US4992389A (de)
EP (1) EP0190928B1 (de)
KR (1) KR890004962B1 (de)
DE (1) DE3681934D1 (de)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5227319A (en) * 1985-02-08 1993-07-13 Kabushiki Kaisha Toshiba Method of manufacturing a semiconductor device
US5472891A (en) * 1986-05-26 1995-12-05 Hitachi, Ltd. Method of manufacturing a semiconductor device
JP3059442B2 (ja) * 1988-11-09 2000-07-04 株式会社日立製作所 半導体記憶装置
KR920000077B1 (ko) * 1987-07-28 1992-01-06 가부시키가이샤 도시바 반도체장치의 제조방법
US4935380A (en) * 1987-08-04 1990-06-19 Mitsubishi Denki Kabushiki Kaisha Method for manufacturing semiconductor device
US5247197A (en) * 1987-11-05 1993-09-21 Fujitsu Limited Dynamic random access memory device having improved contact hole structures
US4868138A (en) * 1988-03-23 1989-09-19 Sgs-Thomson Microelectronics, Inc. Method for forming a self-aligned source/drain contact for an MOS transistor
JPH0828473B2 (ja) * 1988-09-29 1996-03-21 三菱電機株式会社 半導体装置およびその製造方法
KR950000141B1 (ko) * 1990-04-03 1995-01-10 미쓰비시 뎅끼 가부시끼가이샤 반도체 장치 및 그 제조방법
EP0453644B1 (de) * 1990-04-27 1995-05-10 Siemens Aktiengesellschaft Verfahren zur Herstellung einer Öffnung in einem Halbleiterschichtaufbau und dessen Verwendung zur Herstellung von Kontaktlöchern
JPH0442579A (ja) * 1990-06-08 1992-02-13 Seiko Epson Corp 薄膜トランジスタ及び製造方法
KR100307272B1 (ko) * 1990-12-04 2002-05-01 하라 레이노스케 Mos소자제조방법
US5066606A (en) * 1990-12-07 1991-11-19 Micron Technology, Inc. Implant method for advanced stacked capacitors
KR950013785B1 (ko) * 1991-01-21 1995-11-16 미쓰비시 뎅끼 가부시끼가이샤 Mos형 전계효과 트랜지스터를 포함하는 반도체장치 및 그 제조방법
EP0549055A3 (en) * 1991-12-23 1996-10-23 Koninkl Philips Electronics Nv Method of manufacturing a semiconductor device provided with a field effect transistor, and such a semiconductor device
EP0567815B1 (de) * 1992-04-29 1998-07-15 Siemens Aktiengesellschaft Verfahren zur Herstellung eines Kontaktlochs zu einem dotierten Bereich
US5291435A (en) * 1993-01-07 1994-03-01 Yu Shih Chiang Read-only memory cell
US5401987A (en) * 1993-12-01 1995-03-28 Imp, Inc. Self-cascoding CMOS device
US5786247A (en) * 1994-05-06 1998-07-28 Vlsi Technology, Inc. Low voltage CMOS process with individually adjustable LDD spacers
US5471416A (en) * 1994-11-14 1995-11-28 National Semiconductor Corporation Method of programming a CMOS read only memory at the second metal layer in a two-metal process
JPH08255907A (ja) * 1995-01-18 1996-10-01 Canon Inc 絶縁ゲート型トランジスタ及びその製造方法
US5514610A (en) * 1995-03-17 1996-05-07 Taiwan Semiconductor Manufacturing Company Method of making an optimized code ion implantation procedure for read only memory devices
DE59506590D1 (de) * 1995-05-23 1999-09-16 Siemens Ag Halbleiteranordnung mit selbstjustierten Kontakten und Verfahren zu ihrer Herstellung
US5773346A (en) * 1995-12-06 1998-06-30 Micron Technology, Inc. Semiconductor processing method of forming a buried contact
KR100198634B1 (ko) 1996-09-07 1999-06-15 구본준 반도체 소자의 배선구조 및 제조방법
US5907779A (en) * 1996-10-15 1999-05-25 Samsung Electronics Co., Ltd. Selective landing pad fabricating methods for integrated circuits
JP3436462B2 (ja) * 1996-11-01 2003-08-11 三菱電機株式会社 半導体装置
JP3641103B2 (ja) * 1997-06-27 2005-04-20 株式会社東芝 不揮発性半導体メモリ装置の製造方法
US6200862B1 (en) * 1998-11-06 2001-03-13 Advanced Micro Devices, Inc. Mask for asymmetrical transistor formation with paired transistors
US6754104B2 (en) * 2000-06-22 2004-06-22 Progressant Technologies, Inc. Insulated-gate field-effect transistor integrated with negative differential resistance (NDR) FET

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3986903A (en) * 1974-03-13 1976-10-19 Intel Corporation Mosfet transistor and method of fabrication
JPS5552262A (en) * 1978-10-12 1980-04-16 Fujitsu Ltd Mos semiconductor device
DE2848978A1 (de) * 1978-11-11 1980-05-22 Bayer Ag Traegerkatalysatoren, ihre herstellung und verwendung
JPS5621372A (en) * 1979-07-31 1981-02-27 Fujitsu Ltd Manufacture of semiconductor device
JPS5626470A (en) * 1979-08-13 1981-03-14 Hitachi Ltd Field-effect transistor manufacturing process
US4376947A (en) * 1979-09-04 1983-03-15 Texas Instruments Incorporated Electrically programmable floating gate semiconductor memory device
DE2947350A1 (de) * 1979-11-23 1981-05-27 Siemens AG, 1000 Berlin und 8000 München Verfahren zum herstellen von mnos-speichertransistoren mit sehr kurzer kanallaenge in silizium-gate-technologie
JPS56130970A (en) * 1980-03-17 1981-10-14 Oki Electric Ind Co Ltd Manufacture of semiconductor device
US4356623A (en) * 1980-09-15 1982-11-02 Texas Instruments Incorporated Fabrication of submicron semiconductor devices
US4366613A (en) * 1980-12-17 1983-01-04 Ibm Corporation Method of fabricating an MOS dynamic RAM with lightly doped drain
US4330931A (en) * 1981-02-03 1982-05-25 Intel Corporation Process for forming metal plated regions and lines in MOS circuits
US4382827A (en) * 1981-04-27 1983-05-10 Ncr Corporation Silicon nitride S/D ion implant mask in CMOS device fabrication
US4419809A (en) * 1981-12-30 1983-12-13 International Business Machines Corporation Fabrication process of sub-micrometer channel length MOSFETs
US4419810A (en) * 1981-12-30 1983-12-13 International Business Machines Corporation Self-aligned field effect transistor process
JPS59188974A (ja) * 1983-04-11 1984-10-26 Nec Corp 半導体装置の製造方法
JPS59201461A (ja) * 1983-04-28 1984-11-15 Toshiba Corp 読み出し専用半導体記憶装置およびその製造方法
US4513494A (en) * 1983-07-19 1985-04-30 American Microsystems, Incorporated Late mask process for programming read only memories
US4478679A (en) * 1983-11-30 1984-10-23 Storage Technology Partners Self-aligning process for placing a barrier metal over the source and drain regions of MOS semiconductors
JPS615580A (ja) * 1984-06-19 1986-01-11 Toshiba Corp 半導体装置の製造方法

Also Published As

Publication number Publication date
EP0190928A3 (en) 1987-08-19
KR860006844A (ko) 1986-09-15
EP0190928B1 (de) 1991-10-16
EP0190928A2 (de) 1986-08-13
US4992389A (en) 1991-02-12
KR890004962B1 (ko) 1989-12-02

Similar Documents

Publication Publication Date Title
DE3681934D1 (de) Integrierter mos-transistor und verfahren zu seiner herstellung.
DE3682021D1 (de) Polysilizium-mos-transistor und verfahren zu seiner herstellung.
DE3685124D1 (de) Integriertes halbleiterschaltungsbauelement und verfahren zu seiner herstellung.
DE3679087D1 (de) Halbleitervorrichtung und verfahren zu seiner herstellung.
DE3580206D1 (de) Bipolarer transistor und verfahren zu seiner herstellung.
DE3686976T2 (de) Bipolares halbleiterbauelement und verfahren zu seiner herstellung.
DE3581797D1 (de) Misfet mit niedrigdotiertem drain und verfahren zu seiner herstellung.
DE69225552D1 (de) Lateraler doppel-diffundierter MOS-Transistor und Verfahren zu seiner Herstellung
DE3784612T2 (de) Thermistor und verfahren zu seiner herstellung.
DE3586822D1 (de) Halbleiteranordnung und verfahren zu deren herstellung.
DE3681938D1 (de) Halbleitersensor und verfahren zu seiner herstellung.
DE3581417D1 (de) Lateraler bipolarer transistor und verfahren zu seiner herstellung.
DE3579367D1 (de) Halbleiterphotodetektor und verfahren zu seiner herstellung.
DE3668254D1 (de) Chip-widerstand und verfahren zur herstellung.
DE3683602D1 (de) Haustierfutter und haustierfutterbestandteil und verfahren zu seiner herstellung.
DE3682959D1 (de) Bipolarer transistor mit heterouebergang und verfahren zu seiner herstellung.
DE3578270D1 (de) Feldeffekt-transistor-anordnung und verfahren zu deren herstellung.
DE3781280T2 (de) Thermoplastische elastomerzusammensetzungen und verfahren zu deren herstellung.
DE3673560D1 (de) Siliziumnitridformkoerper und verfahren zu seiner herstellung.
DE69022346T2 (de) MOS-Feldeffekttransistor und Verfahren zur Herstellung.
DE3482638D1 (de) Mos-leistungsfeldeffekttransistor und verfahren zu seiner herstellung.
DE3785547D1 (de) Thermoplastische elastomerzusammensetzung und verfahren zu deren herstellung.
DE3679698D1 (de) Mos-kondensator und verfahren zu seiner herstellung.
DE3582036D1 (de) Integrierbarer mikrowellenbipolartransistor und verfahren zu dessen herstellung.
DE69113673D1 (de) Halbleiterbauelement mit MOS-Transistoren und Verfahren zu dessen Herstellung.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee