DE2954543C2 - - Google Patents

Info

Publication number
DE2954543C2
DE2954543C2 DE2954543A DE2954543A DE2954543C2 DE 2954543 C2 DE2954543 C2 DE 2954543C2 DE 2954543 A DE2954543 A DE 2954543A DE 2954543 A DE2954543 A DE 2954543A DE 2954543 C2 DE2954543 C2 DE 2954543C2
Authority
DE
Germany
Prior art keywords
polycrystalline
semiconductor layer
type
impurity
conductivity type
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE2954543A
Other languages
German (de)
English (en)
Inventor
Kanji Kokubunji Tokio/Tokyo Jp Yoh
Osamu Omiya Saitama Jp Yamashiro
Satoshi Kodaira Tokio/Tokyo Jp Meguro
Koichi Kunitachi Tokio/Tokyo Jp Nagasawa
Kotaro Kokubunji Tokio/Tokyo Jp Nishimura
Harumi Hino Tokio/Tokyo Jp Wakimoto
Kazutaka Kodaira Tokio/Tokyo Jp Narita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP2544478A external-priority patent/JPS54119653A/ja
Priority claimed from JP3554578A external-priority patent/JPS54129348A/ja
Priority claimed from JP3924278A external-priority patent/JPS54132753A/ja
Priority claimed from JP11172578A external-priority patent/JPS5539413A/ja
Priority claimed from JP11172478A external-priority patent/JPS5539412A/ja
Priority claimed from JP11171778A external-priority patent/JPS5539605A/ja
Priority claimed from JP11172278A external-priority patent/JPS5539411A/ja
Priority claimed from JP11171978A external-priority patent/JPS5539607A/ja
Priority claimed from JP11172378A external-priority patent/JPS5538677A/ja
Priority claimed from JP11172078A external-priority patent/JPS5539608A/ja
Priority claimed from JP11171878A external-priority patent/JPS5539606A/ja
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Publication of DE2954543C2 publication Critical patent/DE2954543C2/de
Application granted granted Critical
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4983Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET with a lateral structure, e.g. a Polysilicon gate with a lateral doping variation or with a lateral composition variation or characterised by the sidewalls being composed of conductive, resistive or dielectric material
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05FSYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02Regulating voltage or current
    • G05F3/08Regulating voltage or current wherein the variable is dc
    • G05F3/10Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/24Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only
    • G05F3/242Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only with compensation for device parameters, e.g. channel width modulation, threshold voltage, processing, or external variations, e.g. temperature, loading, supply voltage
    • G05F3/245Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only with compensation for device parameters, e.g. channel width modulation, threshold voltage, processing, or external variations, e.g. temperature, loading, supply voltage producing a voltage or current as a predetermined function of the temperature
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/411Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using bipolar transistors only
    • G11C11/4113Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using bipolar transistors only with at least one cell access to base or collector of at least one of said transistors, e.g. via access diodes, access transistors
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • G11C11/417Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C5/00Details of stores covered by group G11C11/00
    • G11C5/14Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/143Detection of memory cassette insertion or removal; Continuity checks of supply or ground lines; Detection of supply variations, interruptions or levels ; Switching between alternative supplies
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C5/00Details of stores covered by group G11C11/00
    • G11C5/14Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/147Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45Differential amplifiers
    • H03F3/45071Differential amplifiers with semiconductor devices only
    • H03F3/45076Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • H03F3/45179Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using MOSFET transistors as the active amplifying circuit
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45Differential amplifiers
    • H03F3/45071Differential amplifiers with semiconductor devices only
    • H03F3/45479Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45Differential amplifiers
    • H03F3/45071Differential amplifiers with semiconductor devices only
    • H03F3/45479Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
    • H03F3/45632Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit
    • H03F3/45744Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit by offset reduction
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45Differential amplifiers
    • H03F3/45071Differential amplifiers with semiconductor devices only
    • H03F3/45479Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
    • H03F3/45632Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit
    • H03F3/45744Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit by offset reduction
    • H03F3/45748Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit by offset reduction by using a feedback circuit
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003Modifications for increasing the reliability for protection
    • H03K19/00369Modifications for compensating variations of temperature, supply voltage or other physical parameters
    • H03K19/00384Modifications for compensating variations of temperature, supply voltage or other physical parameters in field effect transistor circuits
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175Coupling arrangements; Interface arrangements
    • H03K19/0185Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507Interface arrangements
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175Coupling arrangements; Interface arrangements
    • H03K19/0185Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507Interface arrangements
    • H03K19/018514Interface arrangements with at least one differential stage
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/023Generators characterised by the type of circuit or by the means used for producing pulses by the use of differential amplifiers or comparators, with internal or external positive feedback
    • H03K3/0231Astable circuits
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/023Generators characterised by the type of circuit or by the means used for producing pulses by the use of differential amplifiers or comparators, with internal or external positive feedback
    • H03K3/0233Bistable circuits
    • H03K3/02337Bistables with hysteresis, e.g. Schmitt trigger
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356Bistable circuits
    • H03K3/3565Bistables with hysteresis, e.g. Schmitt trigger
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/22Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
    • H03K5/24Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude
    • H03K5/2472Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors
    • H03K5/2481Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors with at least one differential stage
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F2203/00Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45Indexing scheme relating to differential amplifiers
    • H03F2203/45394Indexing scheme relating to differential amplifiers the AAC of the dif amp comprising FETs whose sources are not coupled, i.e. the AAC being a pseudo-differential amplifier

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Ceramic Engineering (AREA)
  • Nonlinear Science (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Electromagnetism (AREA)
  • Automation & Control Theory (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Measurement Of Current Or Voltage (AREA)
  • Semiconductor Memories (AREA)
  • Control Of Electrical Variables (AREA)
DE2954543A 1978-03-08 1979-02-20 Expired - Lifetime DE2954543C2 (ru)

Applications Claiming Priority (11)

Application Number Priority Date Filing Date Title
JP2544478A JPS54119653A (en) 1978-03-08 1978-03-08 Constant voltage generating circuit
JP3554578A JPS54129348A (en) 1978-03-29 1978-03-29 Constant voltage output circuit
JP3924278A JPS54132753A (en) 1978-04-05 1978-04-05 Referential voltage generator and its application
JP11172478A JPS5539412A (en) 1978-09-13 1978-09-13 Insulating gate field effect transistor integrated circuit and its manufacture
JP11171778A JPS5539605A (en) 1978-09-13 1978-09-13 Reference voltage generation device
JP11172578A JPS5539413A (en) 1978-09-13 1978-09-13 Schmitt trigger circuit
JP11172278A JPS5539411A (en) 1978-09-13 1978-09-13 Reference voltage generator
JP11171978A JPS5539607A (en) 1978-09-13 1978-09-13 Reference voltage generation device
JP11172378A JPS5538677A (en) 1978-09-13 1978-09-13 Semiconductor memory with function of detecting power failure
JP11172078A JPS5539608A (en) 1978-09-13 1978-09-13 Reference voltage generation device
JP11171878A JPS5539606A (en) 1978-09-13 1978-09-13 Reference voltage generation device

Publications (1)

Publication Number Publication Date
DE2954543C2 true DE2954543C2 (ru) 1990-04-12

Family

ID=27581900

Family Applications (2)

Application Number Title Priority Date Filing Date
DE19792906527 Ceased DE2906527A1 (de) 1978-03-08 1979-02-20 Bezugsspannungsgenerator
DE2954543A Expired - Lifetime DE2954543C2 (ru) 1978-03-08 1979-02-20

Family Applications Before (1)

Application Number Title Priority Date Filing Date
DE19792906527 Ceased DE2906527A1 (de) 1978-03-08 1979-02-20 Bezugsspannungsgenerator

Country Status (10)

Country Link
CA (1) CA1149081A (ru)
CH (2) CH657712A5 (ru)
DE (2) DE2906527A1 (ru)
FR (1) FR2447036B1 (ru)
GB (1) GB2016801B (ru)
HK (4) HK8084A (ru)
IT (1) IT1111987B (ru)
MY (4) MY8400375A (ru)
NL (1) NL7901335A (ru)
SG (1) SG41784G (ru)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2494519A1 (fr) * 1980-11-14 1982-05-21 Efcis Generateur de courant integre en technologie cmos
US4347476A (en) * 1980-12-04 1982-08-31 Rockwell International Corporation Voltage-temperature insensitive on-chip reference voltage source compatible with VLSI manufacturing techniques
JPS58221418A (ja) * 1982-06-18 1983-12-23 Hitachi Ltd 基準電圧発生装置
JPS5940393A (ja) * 1982-08-31 1984-03-06 Nec Corp メモリ回路
IT1179823B (it) * 1984-11-22 1987-09-16 Cselt Centro Studi Lab Telecom Generatore di tensione differenziale di rifferimento per circuiti integrati ad alimentazione singola in tecnologia nmos
FR2628547B1 (fr) * 1988-03-09 1990-12-28 Sgs Thomson Microelectronics Generateur stabilise de fourniture de tension de seuil de transistor mos
GB2298724B (en) * 1991-11-15 1996-12-11 Nec Corp Constant voltage circuit
DE69213213T2 (de) * 1992-04-16 1997-01-23 Sgs Thomson Microelectronics Genauer MOS-Schwellenspannungsgenerator
US5468666A (en) * 1993-04-29 1995-11-21 Texas Instruments Incorporated Using a change in doping of poly gate to permit placing both high voltage and low voltage transistors on the same chip
DE69942418D1 (de) * 1999-11-19 2010-07-08 St Microelectronics Srl Herstellungsverfahren für elektronische Bauelemente mit Hochspannungs-MOS- und EEPROM-Transistoren
US8385147B2 (en) * 2010-03-30 2013-02-26 Silicon Storage Technology, Inc. Systems and methods of non-volatile memory sensing including selective/differential threshold voltage features
CN110707151B (zh) * 2019-11-13 2023-04-07 江苏丽隽功率半导体有限公司 一种静电感应晶闸管及其制作方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2142050A1 (de) * 1970-08-21 1972-03-30 Motorola Inc Halbleiteranordnung, vorzugsweise Feldeffekttransistor
DE2338239A1 (de) * 1972-09-22 1974-03-28 Hitachi Ltd Integrierte halbleiterschaltung

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3673471A (en) * 1970-10-08 1972-06-27 Fairchild Camera Instr Co Doped semiconductor electrodes for mos type devices
DE2050320A1 (de) * 1970-10-13 1972-04-20 Siemens Ag Halbleiteranordnung
US3995177A (en) * 1973-01-02 1976-11-30 Fairchild Camera And Instrument Corporation Electronic watch
US3975648A (en) * 1975-06-16 1976-08-17 Hewlett-Packard Company Flat-band voltage reference
US4100437A (en) * 1976-07-29 1978-07-11 Intel Corporation MOS reference voltage circuit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2142050A1 (de) * 1970-08-21 1972-03-30 Motorola Inc Halbleiteranordnung, vorzugsweise Feldeffekttransistor
DE2338239A1 (de) * 1972-09-22 1974-03-28 Hitachi Ltd Integrierte halbleiterschaltung

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
"Electronics", 30.8.1971, S. 38-43 *
"IEEE J. of Sol. St. Circ.", Bd. SC-13, No. 3, 1978, S. 285-294 *

Also Published As

Publication number Publication date
IT7920368A0 (it) 1979-02-20
FR2447036B1 (fr) 1986-10-17
MY8500658A (en) 1985-12-31
MY8500671A (en) 1985-12-31
DE2906527A1 (de) 1979-10-18
MY8400375A (en) 1984-12-31
CH672391B5 (de) 1990-05-31
CH657712A5 (de) 1986-09-15
CA1149081A (en) 1983-06-28
GB2016801B (en) 1983-02-02
GB2016801A (en) 1979-09-26
HK35185A (en) 1985-05-17
FR2447036A1 (fr) 1980-08-14
IT1111987B (it) 1986-01-13
CH672391GA3 (ru) 1989-11-30
MY8500672A (en) 1985-12-31
NL7901335A (nl) 1979-09-11
HK36485A (en) 1985-05-17
HK8084A (en) 1984-02-01
SG41784G (en) 1985-03-08
HK36385A (en) 1985-05-17

Similar Documents

Publication Publication Date Title
DE3105118C2 (de) Verfahren zur Herstellung einer integrierten Schaltung mit komplementären bipolaren Transistoren und komplementären Isolierschicht-Gate-Feldeffekttransistoren auf einem gemeinsamen Substrat
DE69111929T2 (de) Halbleiteranordnung auf einem dielektrischen isolierten Substrat.
DE3853778T2 (de) Verfahren zur Herstellung eines Halbleiterbauelements.
DE3485880T2 (de) Verfahren zur herstellung von halbleiteranordnungen.
DE3019850C2 (ru)
DE69209678T2 (de) Halbleiteranordnung für Hochspannungsverwendung und Verfahren zur Herstellung
DE2654482C2 (ru)
DE2700873A1 (de) Verfahren zur herstellung von komplementaeren isolierschicht-feldeffekttransistoren
DE2703877A1 (de) Mis-feldeffekttransistor mit kurzer kanallaenge
DE2954543C2 (ru)
EP0272433A2 (de) Integrierte Halbleiterschaltung mit als Dünnschichtstege auf den die aktiven Transistorbereiche trennenden Feldoxidbereichen angeordneten Lastwiderstände und Verfahren zu ihrer Herstellung
DE2915024A1 (de) Halbleiterbauelement
DE2517690B2 (de) Verfahren zum Herstellen eines Halbleiterbauelements
DE69231484T2 (de) Verfahren zur Herstellung von Isolationszonen des LOCOS-Typs für integrierte Schaltungen vom MOS-Typ
DE2247975B2 (de) Verfahren zur Herstellung von Dünnschicht-Schaltungen mit komplementären MOS-Transistoren
DE3016749A1 (de) Kontakt fuer mis-halbleiterbauelement und verfahren zu seiner herstellung
DE10002121B4 (de) Herstellung einer Halbleitervorrichtung mit flachen Sperrschichten
DE19520958A1 (de) Halbleitervorrichtung und Verfahren zur Herstellung derselben
DE19654280A1 (de) Halbleitereinrichtung und Verfahren zu deren Herstellung
DE1764847B2 (de) Verfahren zum Herstellen einer Halbleiteranordnung
DE69117988T2 (de) Halbleitervorrichtung mit Ladungstransfer-Bauelement, MOSFETs und Bipolartransistoren - alle in einem einzelnen Halbleitersubstrat gebildet
DE69525316T2 (de) Bipolartransistor und Verfahren zur Herstellung desselben
DE2141695B2 (de) Verfahren zum herstellen eines monolithischen halbleiterbauelementes
EP0028786B1 (de) Ionenimplantationsverfahren
DE3831264C2 (de) Verfahren zur Herstellung einer BiCMOS-Halbleiterschaltungsanordnung

Legal Events

Date Code Title Description
Q172 Divided out of (supplement):

Ref country code: DE

Ref document number: 2906527

8110 Request for examination paragraph 44
AC Divided out of

Ref country code: DE

Ref document number: 2906527

Format of ref document f/p: P

D2 Grant after examination
8328 Change in the person/name/address of the agent

Free format text: STREHL, P., DIPL.-ING. DIPL.-WIRTSCH.-ING. SCHUEBEL-HOPF, U., DIPL.-CHEM. DR.RER.NAT. GROENING, H.,DIPL.-ING., PAT.-ANWAELTE, 8000 MUENCHEN

8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee