DE112020002890T5 - Halbleitervorrichtung - Google Patents

Halbleitervorrichtung Download PDF

Info

Publication number
DE112020002890T5
DE112020002890T5 DE112020002890.9T DE112020002890T DE112020002890T5 DE 112020002890 T5 DE112020002890 T5 DE 112020002890T5 DE 112020002890 T DE112020002890 T DE 112020002890T DE 112020002890 T5 DE112020002890 T5 DE 112020002890T5
Authority
DE
Germany
Prior art keywords
region
semiconductor device
section
feed
diode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DE112020002890.9T
Other languages
German (de)
English (en)
Inventor
Tohru SHIRAKAWA
Daisuke Ozaki
Yasunori Agata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Publication of DE112020002890T5 publication Critical patent/DE112020002890T5/de
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/103Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
    • H10D62/105Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] 
    • H10D62/106Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]  having supplementary regions doped oppositely to or in rectifying contact with regions of the semiconductor bodies, e.g. guard rings with PN or Schottky junctions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D12/00Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
    • H10D12/01Manufacture or treatment
    • H10D12/031Manufacture or treatment of IGBTs
    • H10D12/032Manufacture or treatment of IGBTs of vertical IGBTs
    • H10D12/038Manufacture or treatment of IGBTs of vertical IGBTs having a recessed gate, e.g. trench-gate IGBTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D12/00Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
    • H10D12/411Insulated-gate bipolar transistors [IGBT]
    • H10D12/441Vertical IGBTs
    • H10D12/461Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions
    • H10D12/481Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions having gate structures on slanted surfaces, on vertical surfaces, or in grooves, e.g. trench gate IGBTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/124Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/124Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
    • H10D62/126Top-view geometrical layouts of the regions or the junctions
    • H10D62/127Top-view geometrical layouts of the regions or the junctions of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/129Cathode regions of diodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/141Anode or cathode regions of thyristors; Collector or emitter regions of gated bipolar-mode devices, e.g. of IGBTs
    • H10D62/142Anode regions of thyristors or collector regions of gated bipolar-mode devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D8/00Diodes
    • H10D8/422PN diodes having the PN junctions in mesas
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/02Manufacture or treatment characterised by using material-based technologies
    • H10D84/03Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/111Field plates
    • H10D64/117Recessed field plates, e.g. trench field plates or buried field plates
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/20Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/27Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
    • H10D64/311Gate electrodes for field-effect devices
    • H10D64/411Gate electrodes for field-effect devices for FETs
    • H10D64/511Gate electrodes for field-effect devices for FETs for IGFETs
    • H10D64/517Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers
    • H10D64/519Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers characterised by their top-view geometrical layouts

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
DE112020002890.9T 2020-01-17 2020-11-30 Halbleitervorrichtung Pending DE112020002890T5 (de)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
JP2020006095 2020-01-17
JP2020-006095 2020-01-17
JP2020-085521 2020-05-14
JP2020085521 2020-05-14
PCT/JP2020/044532 WO2021145080A1 (ja) 2020-01-17 2020-11-30 半導体装置

Publications (1)

Publication Number Publication Date
DE112020002890T5 true DE112020002890T5 (de) 2022-02-24

Family

ID=76864229

Family Applications (1)

Application Number Title Priority Date Filing Date
DE112020002890.9T Pending DE112020002890T5 (de) 2020-01-17 2020-11-30 Halbleitervorrichtung

Country Status (5)

Country Link
US (1) US12471303B2 (https=)
JP (1) JP7231065B2 (https=)
CN (1) CN114097079A (https=)
DE (1) DE112020002890T5 (https=)
WO (1) WO2021145080A1 (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7446198B2 (ja) * 2020-10-01 2024-03-08 三菱電機株式会社 半導体装置
JP7609010B2 (ja) * 2021-08-16 2025-01-07 三菱電機株式会社 半導体装置
JP2024135983A (ja) * 2023-03-23 2024-10-04 株式会社東芝 半導体装置
CN117650165B (zh) * 2023-10-31 2024-05-31 海信家电集团股份有限公司 半导体装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2016030966A1 (ja) 2014-08-26 2016-03-03 三菱電機株式会社 半導体素子

Family Cites Families (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005057235A (ja) 2003-07-24 2005-03-03 Mitsubishi Electric Corp 絶縁ゲート型バイポーラトランジスタ及びその製造方法、並びに、インバータ回路
JP4799829B2 (ja) 2003-08-27 2011-10-26 三菱電機株式会社 絶縁ゲート型トランジスタ及びインバータ回路
JP2008192737A (ja) 2007-02-02 2008-08-21 Denso Corp 半導体装置
JP4910894B2 (ja) 2007-06-12 2012-04-04 富士電機株式会社 半導体装置の製造方法および半導体装置
EP2003694B1 (en) 2007-06-14 2011-11-23 Denso Corporation Semiconductor device
JP5637175B2 (ja) * 2008-12-24 2014-12-10 株式会社デンソー 半導体装置
JP5045733B2 (ja) 2008-12-24 2012-10-10 株式会社デンソー 半導体装置
KR101276407B1 (ko) 2010-05-07 2013-06-19 도요타지도샤가부시키가이샤 반도체 장치
JP5582102B2 (ja) 2010-07-01 2014-09-03 株式会社デンソー 半導体装置
JP5605073B2 (ja) 2010-08-17 2014-10-15 株式会社デンソー 半導体装置
JP5321669B2 (ja) 2010-11-25 2013-10-23 株式会社デンソー 半導体装置
JP5741069B2 (ja) 2011-03-02 2015-07-01 トヨタ自動車株式会社 半導体装置
JP6022774B2 (ja) 2012-01-24 2016-11-09 トヨタ自動車株式会社 半導体装置
JP5787853B2 (ja) 2012-09-12 2015-09-30 株式会社東芝 電力用半導体装置
JP2014103376A (ja) 2012-09-24 2014-06-05 Toshiba Corp 半導体装置
US9960165B2 (en) 2013-11-05 2018-05-01 Toyota Jidosha Kabushiki Kaisha Semiconductor device having adjacent IGBT and diode regions with a shifted boundary plane between a collector region and a cathode region
JP6119593B2 (ja) 2013-12-17 2017-04-26 トヨタ自動車株式会社 半導体装置
JP6421570B2 (ja) * 2013-12-20 2018-11-14 株式会社デンソー 半導体装置
JP6197773B2 (ja) 2014-09-29 2017-09-20 トヨタ自動車株式会社 半導体装置
JP6260515B2 (ja) 2014-11-13 2018-01-17 三菱電機株式会社 半導体装置
JP6274154B2 (ja) 2015-05-27 2018-02-07 トヨタ自動車株式会社 逆導通igbt
JP6334465B2 (ja) * 2015-06-17 2018-05-30 富士電機株式会社 半導体装置
JP6844147B2 (ja) * 2016-02-12 2021-03-17 富士電機株式会社 半導体装置
JP6878848B2 (ja) * 2016-02-16 2021-06-02 富士電機株式会社 半導体装置
US10559663B2 (en) * 2016-10-14 2020-02-11 Fuji Electric Co., Ltd. Semiconductor device with improved current flow distribution
CN109075202B (zh) 2016-11-17 2021-08-31 富士电机株式会社 半导体装置
EP3480855B1 (en) 2017-02-15 2023-09-20 Fuji Electric Co., Ltd. Semiconductor device
US10319808B2 (en) 2017-04-03 2019-06-11 Fuji Electric Co., Ltd. Semiconductor device
WO2019078131A1 (ja) 2017-10-18 2019-04-25 富士電機株式会社 半導体装置
JP6863479B2 (ja) 2017-12-14 2021-04-21 富士電機株式会社 半導体装置およびその製造方法
JP7095303B2 (ja) * 2018-02-14 2022-07-05 富士電機株式会社 半導体装置
JP7131003B2 (ja) * 2018-03-16 2022-09-06 富士電機株式会社 半導体装置

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2016030966A1 (ja) 2014-08-26 2016-03-03 三菱電機株式会社 半導体素子

Also Published As

Publication number Publication date
US20220149191A1 (en) 2022-05-12
JP7231065B2 (ja) 2023-03-01
US12471303B2 (en) 2025-11-11
CN114097079A (zh) 2022-02-25
JPWO2021145080A1 (https=) 2021-07-22
WO2021145080A1 (ja) 2021-07-22

Similar Documents

Publication Publication Date Title
DE102021114181A1 (de) Halbleitervorrichtung
DE112019000094T5 (de) Halbleitervorrichtung und verfahren zum herstellen einerhalbleitervorrichtung
DE112013007363B4 (de) Halbleitervorrichtung
DE112018001627B4 (de) Halbleitervorrichtung
DE112020002890T5 (de) Halbleitervorrichtung
DE112021002169T5 (de) Halbleitervorrichtung
DE112021000105T5 (de) Halbleitervorrichtung und verfahren zur herstellung einer halbleitervorrichtung
DE112021004603T5 (de) Halbleitervorrichtung
DE112021000166B4 (de) Halbleitervorrichtung
DE112020001040T5 (de) Halbleitervorrichtung und herstellungsverfahren einer halbleitervorrichtung
DE112022000141T5 (de) Halbleitervorrichtung und herstellungsverfahren
DE112020002227T5 (de) Halbleitervorrichtung
DE112019000166T5 (de) Verfahren zur Herstellung einer Halbleitervorrichtung und Halbleitervorrichtung
DE102021117663A1 (de) Halbleitervorrichtung
DE102021123451A1 (de) Halbleitervorrichtung
DE112021000205T5 (de) Halbleitervorrichtung
DE112020000333T5 (de) Halbleitervorrichtung
DE112021002612T5 (de) Halbleitervorrichtung
DE112022000977T5 (de) Halbleitervorrichtung und herstellungsverfahren einer halbleitervorrichtung
DE112021004621T5 (de) Halbleitervorrichtung
DE112021001364B4 (de) Halbleitervorrichtung
DE112017003314T5 (de) Halbleitervorrichtung
DE112022000087T5 (de) Halbleitervorrichtung
DE112021000309T5 (de) Halbleitervorrichtung und herstellungsverfahren einer halbleitervorrichtung
DE112021000038T5 (de) Halbleitervorrichtung und herstellungsverfahren einer halbleitervorrichtung

Legal Events

Date Code Title Description
R012 Request for examination validly filed
R079 Amendment of ipc main class

Free format text: PREVIOUS MAIN CLASS: H01L0029739000

Ipc: H10D0012000000

R016 Response to examination communication