CN1437233A - 封装的半导体器件及其形成方法 - Google Patents

封装的半导体器件及其形成方法 Download PDF

Info

Publication number
CN1437233A
CN1437233A CN03102312A CN03102312A CN1437233A CN 1437233 A CN1437233 A CN 1437233A CN 03102312 A CN03102312 A CN 03102312A CN 03102312 A CN03102312 A CN 03102312A CN 1437233 A CN1437233 A CN 1437233A
Authority
CN
China
Prior art keywords
radiator
circuit
semiconductor device
circuit wafer
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN03102312A
Other languages
English (en)
Other versions
CN1319138C (zh
Inventor
马克·A·格博
肖恩·M·奥考内
特伦特·A·汤普森
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Publication of CN1437233A publication Critical patent/CN1437233A/zh
Application granted granted Critical
Publication of CN1319138C publication Critical patent/CN1319138C/zh
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334—Auxiliary members in encapsulations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/4824—Connecting between the body and an opposite side of the item with respect to the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06506—Wire or wire-like electrical connections between devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/0651—Wire or wire-like electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06568—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices decreasing in size, e.g. pyramidical stack
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06589—Thermal management, e.g. cooling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/15165—Monolayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

一种封装的半导体器件(20)具有第一集成电路片(28)，其上表面具有有源电路。第一电路片(28)安装在第一散热器(22)的凹孔(21)内。在上表面具有电路的第二电路片(36)被附着到第一电路片(28)的上表面上。电路片(28和36)都电连接到安装于第一散热器(22)上的基片(24)。第二散热器(40)安装在第二电路片(36)的上表面上。第二散热器(40)提供用于散发由第二电路片(36)所产生的热量的额外路径。

Description

封装的半导体器件及其形成方法
技术领域
本发明一般涉及一种封装的半导体器件，特别涉及形成封装的半导体器件的方法。
背景技术
在封装的集成电路中需要提供一种封装，这使得多个半导体电路片(die)在该封装之内。在一个封装内包含多个电路片具有几个优点。例如，可以减小封装成本以及可以减小在印刷电路板上所需的空间量。在一个封装内实现多个电路片的一种方法是把一个电路片叠加在另一个电路片之上。但是，叠加电路片的方案的一个问题是在该叠层顶部的电路片要通过底部的电路片而散热。为了封装高功率的器件，可以通过底部散发的热量受到限制。因此，需要一种具有改进散热性能的用于叠加电路片的封装半导体器件。
附图说明
本发明通过附图中的例子而示出，但是不限于此，其中相同的参照标号表示相同的元件，其中：
图1-7包括根据本发明的一个实施例而形成的封装器件的连续截面示图。
本领域的普通技术人员应当知道在图中的元件是为了简化和清楚而示出的，并且不一定按照比例来绘制。例如，在图中的一些元件的尺寸可能相对于其它元件而被夸大，以有助于理解本发明的各种实施例。
具体实施方式通常，本发明采用一种用于叠加电路片的封装半导体器件，其通过把散热器附加到顶部电路片上而提高散热性能。附加到顶部电路片的该散热器补充用于支持底部电路片的散热器。底部散热器具有用于支承叠加的电路片的凹孔，以减小该器件的高度。当封装的器件附加到一个印刷电路板(PCB)上时，附加到顶部电路片的散热器与PCB相接触，提供用于发散直接由顶部电路片的工作所产生的热量的直接热路径。通过参照附图可以更好地理解本发明。
图1示出根据本发明一个实施例的一个器件20。封装的器件20包括具有凹孔21的散热器22。在所示的实施例中，散热器22由铜所形成。如果由铜所形成，则散热器22可以镀有其它金属，例如铬银、镍金等等这样的其它金属。在其它实施例中，散热器22可以由任何其它导热材料所形成。一个封装的基片24附加到散热器22上。基片24还具有通常对应于凹孔21的开口。基片24的顶部包括一个或多个线接合指状物30以及一个或多个焊锡球焊盘32。在本发明的一个实施例中，焊盘32由导电材料所形成，并且可以用于把器件20机械连接和电连接到PCB。并且，焊盘32可以被用于安装分立器件，可以用于连接测试用的测试探针，或者可以用于连接导电互联线(例如，焊锡球)。在所示的实施例中，线接合焊盘30通常把电路片电连接到封装基片。但是，在其它实施例中，其它技术可以用于把该电路片连接到基片。并且，基片24包含例如引线(未示出)这样的把线接合焊盘30连接到焊锡球焊盘32的电导体。具有电路的半导体电路片28在凹孔21中对齐，并且使用电路片粘合材料26附着到散热器22上。另外，电路片28可以通过电路片粘合带附着到散热器22上。
图2示出封装器件20的一个实施例，其中第二电路片36通过使用电路片附着材料34而对齐并且附着到电路片28的上表面上。通常，电路片36具有比附着电路片28的表面面积更小的表面面积。
图3示出封装器件20的一个实施例，其中第二散热器40附着到电路片36的上表面。散热器40使用电路片附着材料38而被附着到电路片36的上表面。电路片附着材料38例如可以是环氧树脂或者胶带电路片附着材料中的一种。在另一个实施例中，可以通过把散热器40焊接到电路片36上的一个适当尺寸的金属焊盘(未示出)而把散热器40附着到电路片36上。散热器40可以在晶片分割为独立的电路片之前或之后而焊接到金属焊盘上。
在一个实施例中，散热器40由铜所制成。如果由铜所形成，则散热器40可以电镀有例如铬银、镍金等等其它材料。在其它实施例中，散热器40可以使用例如铝或金这样的另一种导热材料所形成，并且可以通过冲压、铸造、蚀刻或者机械加工而形成。并且，在所示的实施例中，散热器40被形成为具有尖细或台阶形状，由参考标号41所表示的特征或突起，使得散热器40的底部表面的面积大于散热器40的上表面的面积。并且，当从上往下观看时，散热器40可以为圆柱形或矩形。如果圆柱形被用于散热器40，则散热器40可以被示出为通过他们的平坦表面相互连接的两个圆柱，一个圆柱的直径小于另一个圆柱的直径。如果矩形被用于散热器40，则它可以被看作为两个连接或相邻的盒子，其中一个盒子的体积不同于另一个盒子的体积。在其它实施例中，散热器40可以具有不同的形状，并且可以由多个部件所形成。
图4示出器件20的一个实施例，其中电路片28和36通过接合线44和46电连接到接合指状物30。本发明的另一个实施例可以使用多个接合线44和46和接合指状物30。并且，图4中所示的作为一个选项，接合线48把散热器40电连接到电路片36上的一个位置。例如，接合线48可以被用于把散热器40电接地到电路片36。在散热器40中的特征41作为附着可选的接合线的一个常规位置。
图5示出器件20的一个实施例，其中一个封装材料50已经施加在叠层电路片36和28、散热器40以及接合线44、46和48上。请注意，封装材料50可以是用于集成电路的任何类型的适当材料，例如模制塑料或者液体凝聚成团的材料。并且，请注意封装材料50的上表面与散热器40的上表面齐平，并且不覆盖散热器40的上表面。并且，特征41用于把散热器40锁定在电路片36的顶部，并且在器件20重复热循环之后防止散热器40脱离封装材料50。另外，在所示的实施例中，封装材料50基本上填充所有凹孔21。
图6示出器件20的一个实施例，其中多个焊锡球52形成在多个焊锡焊盘32之上。焊锡球52使用淀积焊锡球52的一种常规技术而形成。
图7示出器件20的一个实施例，其中器件20连接PCB54。请注意，在所示的实施例中，器件20被叠加或旋转，以把器件20附着到PCB54上。但是，在另一个实施例中，器件20可以在形成过程中以任何方式而被定位。PCB54包括在位置上对应于焊锡焊盘32的多个接合焊盘。焊锡球52被加热或回流，以提供到焊盘60的电连接，该焊盘还可以具有丝网印刷的焊锡膏等等。并且，焊锡连接56形成在散热器40和PCB54上的相应焊盘60之间。
散热器40提供用于器件20的第二散热路径。在器件20的工作过程中，热量至少部分地从电路片36通过散热器40散发。减小对于由电路片28散发由电路片36所产生的热量的需要，从而允许叠加电路片的半导体器件具有更大的功率消耗。
请注意，在基片24中的线路和通孔(未示出)被用于有选择地把基片24的各个部分相互连接。还请注意，电路片附着材料26、34和38可以是任何类型的适当材料，例如胶带或者非固态胶(例如胶水、环氧树脂)。电路片28和36可以是任何类型的集成电路、半导体器件，或者其它类型的电激活基片。本发明的其它实施例可以具有被封装在封装的半导体器件20中的任何数目的电路片28和36。例如，另一个实施例可以在封装器件20中封装3个电路片。请注意，电路片28和36的尺寸和长宽比可以变化。请注意，电路片28和36位于所示实施例中的散热器22的凹孔21内。但是，在其它实施例中，电路片28和电路片36可以位于没有凹孔21的散热器上。并且，散热器22可以被形成在与凹孔21相对的一侧上，以增加表面面积提高散热效率。
在上述说明书中，已经参照具体实施例描述本发明。但是，本领域的普通技术人员将认识到可以做出各种改变和变化而不脱离在下文的权利要求中给出的本发明的范围。例如，本领域所公知的任何适当的电路片附着处理、线接合处理、焊锡球形成处理以及胶带处理可以被用于封装器件20的形成。相应地，说明书和附图被认为是说明性而非限制性的，并且所有这些改变被包含在本发明的范围内。效果、优点以及对问题的解决方案已经参照特定的实施例进行描述。但是，这些效果、优点、对问题的解决方案以及可以产生任何效果、优点或解决方案的任何因素不被认为是任何权利要求的关键、必要或本质特征或要素。

Claims (10)

1.一种用于形成半导体器件的方法，其特征在于：
提供具有第一散热器的封装器件、覆盖第一散热器的封装基片、以及延伸通过该封装基片并且进入第一散热器的凹孔；
把第一电路片附着到凹孔中的第一散热器上；
把第二散热器附着到第一电路片上；
在第一电路片和封装基片之间形成多个电连接；以及
封装该电路连接、第一电路片以及至少一部分的第二散热器。
2.根据权利要求1所述的方法，其特征在于：
在把第一电路片附着到第一散热器上之后，把第二电路片附着到第一电路片上，其中第二散热器被附着到第二电路片上。
3.根据权利要求2所述的方法，其特征在于：
在第二电路片和封装基片之间形成多个电连接，
以及该封装步骤进一步包括封装第二电路片。
4.一种半导体器件，其特征在于：
第一散热器；
延伸到第一散热器内部的凹孔；
在该凹孔中的第一半导体电路片；以及
覆盖第一半导体电路片的第二散热器。
5.根据权利要求4所述的半导体器件，其特征在于：
在凹孔中的第二半导体电路片覆盖第一半导体电路片，并且在第二散热器之下。
6.根据权利要求4所述的半导体器件，其特征在于：用电路片粘合剂把第二散热器连接到第一半导体电路片。
7.根据权利要求4所述的半导体器件，其特征在于：第二散热器被焊接到覆盖第一半导体电路片的金属层。
8.一种半导体器件，其特征在于：
具有第一表面和第二表面的半导体电路片，该半导体电路片包括在第一表面中的有源电路；以及
连接到半导体电路片的第一表面的散热器。
9.根据权利要求8所述的半导体器件，其特征在于进一步包括：
在该半导体电路片的第二表面之下的第二散热器。
10.根据权利要求8所述的半导体器件，其特征在于进一步包括：在该半导体器件的第二表面之下并且覆盖第二散热器的第二半导体器件。
CNB031023126A 2002-02-07 2003-01-30 封装的半导体器件的形成方法 Expired - Lifetime CN1319138C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/072,167 US6858932B2 (en) 2002-02-07 2002-02-07 Packaged semiconductor device and method of formation
US10/072,167 2002-02-07

Related Child Applications (1)

Application Number Title Priority Date Filing Date
CN2006101075528A Division CN101150098B (zh) 2002-02-07 2003-01-30 半导体器件

Publications (2)

Publication Number Publication Date
CN1437233A true CN1437233A (zh) 2003-08-20
CN1319138C CN1319138C (zh) 2007-05-30

Family

ID=27610553

Family Applications (2)

Application Number Title Priority Date Filing Date
CN2006101075528A Expired - Lifetime CN101150098B (zh) 2002-02-07 2003-01-30 半导体器件
CNB031023126A Expired - Lifetime CN1319138C (zh) 2002-02-07 2003-01-30 封装的半导体器件的形成方法

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CN2006101075528A Expired - Lifetime CN101150098B (zh) 2002-02-07 2003-01-30 半导体器件

Country Status (5)

Country Link
US (1) US6858932B2 (zh)
EP (1) EP1335426A3 (zh)
JP (1) JP4653383B2 (zh)
KR (1) KR100995478B1 (zh)
CN (2) CN101150098B (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101009272B (zh) * 2006-01-25 2010-10-13 三星电子株式会社 用于存储器模块的冷却设备

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6853070B2 (en) * 2001-02-15 2005-02-08 Broadcom Corporation Die-down ball grid array package with die-attached heat spreader and method for making the same
US6794748B1 (en) * 2003-04-22 2004-09-21 Intel Corporation Substrate-less microelectronic package
US7190068B2 (en) * 2004-06-25 2007-03-13 Intel Corporation Bottom heat spreader
US7071556B2 (en) * 2004-09-10 2006-07-04 Jinghui Mu Tape ball grid array package with electromagnetic interference protection and method for fabricating the package
US7786591B2 (en) * 2004-09-29 2010-08-31 Broadcom Corporation Die down ball grid array package
US9713258B2 (en) * 2006-04-27 2017-07-18 International Business Machines Corporation Integrated circuit chip packaging
US20090039524A1 (en) * 2007-08-08 2009-02-12 Texas Instruments Incorporated Methods and apparatus to support an overhanging region of a stacked die
US8472190B2 (en) * 2010-09-24 2013-06-25 Ati Technologies Ulc Stacked semiconductor chip device with thermal management
TWI446495B (zh) * 2011-01-19 2014-07-21 Subtron Technology Co Ltd 封裝載板及其製作方法
US9070657B2 (en) 2013-10-08 2015-06-30 Freescale Semiconductor, Inc. Heat conductive substrate for integrated circuit package
KR20170001238A (ko) * 2015-06-26 2017-01-04 에스케이하이닉스 주식회사 계단형 기판을 포함하는 반도체 패키지
US10741534B2 (en) * 2018-09-28 2020-08-11 Intel Corporation Multi-die microelectronic device with integral heat spreader

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61232651A (ja) * 1985-04-09 1986-10-16 Seiko Epson Corp 半導体実装方法
JP2660732B2 (ja) * 1989-01-09 1997-10-08 株式会社日立製作所 半導体装置
JPH0458539A (ja) * 1990-06-27 1992-02-25 Mitsubishi Electric Corp 混成集積回路装置
US5216278A (en) * 1990-12-04 1993-06-01 Motorola, Inc. Semiconductor device having a pad array carrier package
US5468994A (en) 1992-12-10 1995-11-21 Hewlett-Packard Company High pin count package for semiconductor device
JP2591499B2 (ja) * 1994-10-21 1997-03-19 日本電気株式会社 半導体装置
JP2636777B2 (ja) 1995-02-14 1997-07-30 日本電気株式会社 マイクロプロセッサ用半導体モジュール
TW373308B (en) * 1995-02-24 1999-11-01 Agere Systems Inc Thin packaging of multi-chip modules with enhanced thermal/power management
JPH0917919A (ja) 1995-06-29 1997-01-17 Fujitsu Ltd 半導体装置
US5844168A (en) 1995-08-01 1998-12-01 Minnesota Mining And Manufacturing Company Multi-layer interconnect sutructure for ball grid arrays
JPH0992748A (ja) * 1995-09-21 1997-04-04 Mitsubishi Materials Corp 半導体素子用パッケージ
WO1997020347A1 (en) * 1995-11-28 1997-06-05 Hitachi, Ltd. Semiconductor device, process for producing the same, and packaged substrate
US5843808A (en) 1996-01-11 1998-12-01 Asat, Limited Structure and method for automated assembly of a tab grid array package
US5696031A (en) 1996-11-20 1997-12-09 Micron Technology, Inc. Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
KR100214549B1 (ko) * 1996-12-30 1999-08-02 구본준 버텀리드 반도체 패키지
US6008536A (en) * 1997-06-23 1999-12-28 Lsi Logic Corporation Grid array device package including advanced heat transfer mechanisms
US5919329A (en) 1997-10-14 1999-07-06 Gore Enterprise Holdings, Inc. Method for assembling an integrated circuit chip package having at least one semiconductor device
JPH11219984A (ja) 1997-11-06 1999-08-10 Sharp Corp 半導体装置パッケージおよびその製造方法ならびにそのための回路基板
JP3610769B2 (ja) * 1998-03-25 2005-01-19 イビデン株式会社 多層電子部品搭載用基板
JP2000077563A (ja) * 1998-08-31 2000-03-14 Sharp Corp 半導体装置およびその製造方法
JP2000174180A (ja) * 1998-12-02 2000-06-23 Shibafu Engineering Kk 半導体装置
JP3512657B2 (ja) 1998-12-22 2004-03-31 シャープ株式会社 半導体装置
JP3344362B2 (ja) * 1999-05-07 2002-11-11 日本電気株式会社 フィルムキャリア型半導体装置
JP2000332160A (ja) * 1999-05-24 2000-11-30 Sumitomo Metal Electronics Devices Inc キャビティダウン型半導体パッケージ
JP3589109B2 (ja) * 1999-08-27 2004-11-17 日立電線株式会社 スティフナ付きｔａｂテープおよびｂｇａパッケージ
US6184580B1 (en) * 1999-09-10 2001-02-06 Siliconware Precision Industries Co., Ltd. Ball grid array package with conductive leads
TW429494B (en) * 1999-11-08 2001-04-11 Siliconware Precision Industries Co Ltd Quad flat non-leaded package
JP4253992B2 (ja) 2000-03-16 2009-04-15 株式会社デンソー 樹脂封止型半導体装置
JP2001267476A (ja) * 2000-03-17 2001-09-28 Aronshiya:Kk 半導体パッケージ用ヒートスプレッダの製造方法
TW466723B (en) * 2000-12-01 2001-12-01 Siliconware Precision Industries Co Ltd Super thin package having high heat-dissipation property

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101009272B (zh) * 2006-01-25 2010-10-13 三星电子株式会社 用于存储器模块的冷却设备

Also Published As

Publication number Publication date
KR20030067542A (ko) 2003-08-14
KR100995478B1 (ko) 2010-11-22
US20030148554A1 (en) 2003-08-07
CN101150098A (zh) 2008-03-26
EP1335426A3 (en) 2008-07-30
JP4653383B2 (ja) 2011-03-16
JP2003243565A (ja) 2003-08-29
US6858932B2 (en) 2005-02-22
CN1319138C (zh) 2007-05-30
EP1335426A2 (en) 2003-08-13
CN101150098B (zh) 2011-11-23

Similar Documents

Publication Publication Date Title
US10297573B2 (en) Three-dimensional package structure and the method to fabricate thereof
CN106373952B (zh) 功率模块封装结构
CN1319138C (zh) 封装的半导体器件的形成方法
JPH0917919A (ja) 半導体装置
CN1979836A (zh) 半导体装置以及使用该半导体装置的电子控制装置
US20020189853A1 (en) BGA substrate with direct heat dissipating structure
US6552907B1 (en) BGA heat ball plate spreader, BGA to PCB plate interface
KR100226335B1 (ko) 플라스틱 성형회로 패키지
US8298870B2 (en) Method for connecting integrated circuit chip to power and ground circuits
JP2001168233A (ja) 多重回線グリッド・アレイ・パッケージ
CN1316606C (zh) 半导体器件
EP1636840A1 (en) Micro lead frame package and method to manufacture the micro lead frame package
JPH07106509A (ja) 多層構造半導体装置
CN112701055B (zh) 一种埋置元件的封装方法及封装结构
KR20000028805A (ko) 하이브리드 모듈
CN213601858U (zh) 一种芯片电极焊接互联密集型封装结构
CN218482223U (zh) 半导体封装结构
CN115579346B (zh) 功率模块的连接结构、封装结构以及制作工艺
CN218039190U (zh) 一种双面封装产品
CN211208440U (zh) 一种芯片和天线集成的三维封装结构
CN212182316U (zh) 一种无载体的半导体叠层封装结构
CN2601462Y (zh) 一种安装球形触点阵列封装芯片的电路板
JP3076812U (ja) 配線板
JP3032124U (ja) 中介層を有する高密度ボンディング・パッド配列集積回路パッケージ
JP2599290Y2 (ja) ハイブリッドｉｃ

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
ASS Succession or assignment of patent right

Owner name: FREEDOM SEMICONDUCTORS CO.

Free format text: FORMER OWNER: MOTOROLA, INC.

Effective date: 20040813

C41 Transfer of patent application or patent right or utility model
TA01 Transfer of patent application right

Effective date of registration: 20040813

Address after: Texas in the United States

Applicant after: FreeScale Semiconductor

Address before: Illinois Instrunment

Applicant before: Motorola, Inc.

C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C56 Change in the name or address of the patentee

Owner name: FISICAL SEMICONDUCTOR INC.

Free format text: FORMER NAME: FREEDOM SEMICONDUCTOR CORP.

CP01 Change in the name or title of a patent holder

Address after: Texas in the United States

Patentee after: FREESCALE SEMICONDUCTOR, Inc.

Address before: Texas in the United States

Patentee before: FreeScale Semiconductor

CX01 Expiry of patent term
CX01 Expiry of patent term

Granted publication date: 20070530