CN1169298C - 时钟信号的控制方法及其装置 - Google Patents
时钟信号的控制方法及其装置 Download PDFInfo
- Publication number
- CN1169298C CN1169298C CNB981022677A CN98102267A CN1169298C CN 1169298 C CN1169298 C CN 1169298C CN B981022677 A CNB981022677 A CN B981022677A CN 98102267 A CN98102267 A CN 98102267A CN 1169298 C CN1169298 C CN 1169298C
- Authority
- CN
- China
- Prior art keywords
- clock
- phase
- signal control
- phase clock
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims abstract description 33
- 238000001514 detection method Methods 0.000 claims description 26
- 230000002194 synthesizing effect Effects 0.000 abstract 1
- 230000000630 rising effect Effects 0.000 description 23
- 238000010586 diagram Methods 0.000 description 21
- 101100365087 Arabidopsis thaliana SCRA gene Proteins 0.000 description 20
- 230000015572 biosynthetic process Effects 0.000 description 12
- 238000006243 chemical reaction Methods 0.000 description 9
- 101710169705 CD-NTase-associated protein 13 Proteins 0.000 description 5
- 102100037224 Noncompact myelin-associated protein Human genes 0.000 description 4
- 101710184695 Noncompact myelin-associated protein Proteins 0.000 description 4
- 101150031278 MP gene Proteins 0.000 description 3
- 101000870046 Sus scrofa Glutamate dehydrogenase 1, mitochondrial Proteins 0.000 description 2
- 230000000052 comparative effect Effects 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 239000006185 dispersion Substances 0.000 description 2
- 230000010355 oscillation Effects 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 101710169754 CD-NTase-associated protein 12 Proteins 0.000 description 1
- 101001067830 Mus musculus Peptidyl-prolyl cis-trans isomerase A Proteins 0.000 description 1
- 101100438139 Vulpes vulpes CABYR gene Proteins 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000012467 final product Substances 0.000 description 1
- 230000008676 import Effects 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 239000000047 product Substances 0.000 description 1
- 238000000638 solvent extraction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/00006—Changing the frequency
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/156—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/00019—Variable delay
- H03K2005/00058—Variable delay controlled by a digital setting
- H03K2005/00065—Variable delay controlled by a digital setting by current control, e.g. by parallel current control transistors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/00019—Variable delay
- H03K2005/00058—Variable delay controlled by a digital setting
- H03K2005/00071—Variable delay controlled by a digital setting by adding capacitance as a load
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Manipulation Of Pulses (AREA)
- Electric Clocks (AREA)
Abstract
Description
Claims (30)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP157042/97 | 1997-06-13 | ||
JP15704297A JP3220052B2 (ja) | 1997-06-13 | 1997-06-13 | クロック制御装置 |
JP157042/1997 | 1997-06-13 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1213226A CN1213226A (zh) | 1999-04-07 |
CN1169298C true CN1169298C (zh) | 2004-09-29 |
Family
ID=15640932
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB981022677A Expired - Fee Related CN1169298C (zh) | 1997-06-13 | 1998-06-15 | 时钟信号的控制方法及其装置 |
Country Status (5)
Country | Link |
---|---|
US (1) | US6094076A (zh) |
JP (1) | JP3220052B2 (zh) |
KR (1) | KR100319499B1 (zh) |
CN (1) | CN1169298C (zh) |
TW (1) | TW385589B (zh) |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6415008B1 (en) * | 1998-12-15 | 2002-07-02 | BéCHADE ROLAND ALBERT | Digital signal multiplier |
JP3789247B2 (ja) | 1999-02-26 | 2006-06-21 | Necエレクトロニクス株式会社 | クロック周期検知回路 |
JP3495311B2 (ja) * | 2000-03-24 | 2004-02-09 | Necエレクトロニクス株式会社 | クロック制御回路 |
JP3519693B2 (ja) * | 2000-04-04 | 2004-04-19 | 松下電器産業株式会社 | 多相クロック信号発生回路 |
JP3498069B2 (ja) | 2000-04-27 | 2004-02-16 | Necエレクトロニクス株式会社 | クロック制御回路および方法 |
JP3667196B2 (ja) * | 2000-05-26 | 2005-07-06 | Necエレクトロニクス株式会社 | タイミング差分割回路 |
JP4562300B2 (ja) * | 2000-11-14 | 2010-10-13 | ルネサスエレクトロニクス株式会社 | クロック制御方法及び回路 |
JP3450293B2 (ja) | 2000-11-29 | 2003-09-22 | Necエレクトロニクス株式会社 | クロック制御回路及びクロック制御方法 |
WO2003005585A1 (en) * | 2001-07-06 | 2003-01-16 | Telefonaktiebolaget L.M. Ericsson | A signal generator device, method for generating a signal and devices including such a signal generator device |
US6426662B1 (en) | 2001-11-12 | 2002-07-30 | Pericom Semiconductor Corp. | Twisted-ring oscillator and delay line generating multiple phases using differential dividers and comparators to match delays |
US7061285B2 (en) * | 2004-04-15 | 2006-06-13 | Woods Paul R | Clock doubler |
WO2006030905A1 (ja) * | 2004-09-17 | 2006-03-23 | Nec Corporation | クロック生成回路、及びクロック生成方法 |
CN1972122B (zh) * | 2005-11-21 | 2011-12-14 | 洛阳卓航测控设备有限责任公司 | 跨周期脉冲延迟输出控制方法 |
US20070180418A1 (en) * | 2006-01-30 | 2007-08-02 | Fam Fook T | Clock scheme for circuit arrangement |
KR100824791B1 (ko) * | 2006-08-18 | 2008-04-24 | 삼성전자주식회사 | 클록 체배기 및 클록 체배 방법 |
WO2009065276A1 (en) * | 2007-11-23 | 2009-05-28 | Hong Kong Applied Science And Technology Research Institute Co., Ltd | Zero-delay buffer with common-mode equalizer for input and feedback differential clocks into a phase-locked loop (pll) |
US7570093B1 (en) * | 2008-03-17 | 2009-08-04 | Himax Technologies Limited | Delay-locked loop and a delay-locked loop detector |
CN102006085B (zh) * | 2010-11-04 | 2013-11-20 | 北京理工大学 | 类eIRA准循环低密度奇偶校验码的校验矩阵构造方法 |
CN103297158B (zh) * | 2013-05-10 | 2015-12-09 | 无锡泽太微电子有限公司 | 接收机内部自测电路及方法 |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3826901A (en) * | 1973-10-12 | 1974-07-30 | Hewlett Packard Co | Time multiplexed rate multiplier |
JPH01152815A (ja) * | 1987-12-09 | 1989-06-15 | Nec Corp | 周波数逓倍回路 |
US5254955A (en) * | 1989-08-25 | 1993-10-19 | Anritsu Corporation | Advanced phase locked loop circuit |
US5544203A (en) * | 1993-02-17 | 1996-08-06 | Texas Instruments Incorporated | Fine resolution digital delay line with coarse and fine adjustment stages |
US5422835A (en) * | 1993-07-28 | 1995-06-06 | International Business Machines Corporation | Digital clock signal multiplier circuit |
JPH07202649A (ja) * | 1993-12-27 | 1995-08-04 | Toshiba Corp | 逓倍回路 |
KR960009965B1 (ko) * | 1994-04-14 | 1996-07-25 | 금성일렉트론 주식회사 | 주파수 배수 회로 |
US5548249A (en) * | 1994-05-24 | 1996-08-20 | Matsushita Electric Industrial Co., Ltd. | Clock generator and method for generating a clock |
JPH07321613A (ja) * | 1994-05-24 | 1995-12-08 | Kokusai Electric Co Ltd | 周波数逓倍器、波形整形回路、可変位相シフト回路 |
US5477181A (en) * | 1994-10-13 | 1995-12-19 | National Semiconductor Corporation | Programmable multiphase clock divider |
KR970006394A (ko) * | 1995-07-12 | 1997-02-19 | 알베르투스 빌헬무스 · 요아네스 쩨스트라텐 | 적인-함유 에폭시 수지 조성물 |
-
1997
- 1997-06-13 JP JP15704297A patent/JP3220052B2/ja not_active Expired - Fee Related
-
1998
- 1998-06-12 TW TW087109534A patent/TW385589B/zh not_active IP Right Cessation
- 1998-06-13 KR KR1019980022187A patent/KR100319499B1/ko not_active IP Right Cessation
- 1998-06-15 CN CNB981022677A patent/CN1169298C/zh not_active Expired - Fee Related
- 1998-06-15 US US09/097,050 patent/US6094076A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
US6094076A (en) | 2000-07-25 |
JPH114146A (ja) | 1999-01-06 |
JP3220052B2 (ja) | 2001-10-22 |
CN1213226A (zh) | 1999-04-07 |
KR19990006963A (ko) | 1999-01-25 |
TW385589B (en) | 2000-03-21 |
KR100319499B1 (ko) | 2002-02-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1169298C (zh) | 时钟信号的控制方法及其装置 | |
CN1181613C (zh) | 时钟控制方法和电路 | |
CN1178391C (zh) | 时钟信号控制方法及其装置 | |
CN1279417C (zh) | 时钟控制电路和时钟控制方法 | |
CN1297069C (zh) | 可设定或控制时钟信号的占空比的时钟生成电路及其系统 | |
CN1216324C (zh) | 多相时钟发生电路 | |
CN1135701C (zh) | 分频器电路和数字锁相环电路 | |
CN1203613C (zh) | 定时差分割电路、时钟控制电路和信号控制方法 | |
CN100336304C (zh) | 时钟控制方法及其控制电路 | |
CN1248823A (zh) | 锁相环电路及其控制方法 | |
CN1172440C (zh) | 时钟控制电路和方法 | |
CN1581690A (zh) | 延迟电路和延迟同步回路装置 | |
CN1338823A (zh) | 锁相环电路 | |
CN1716774A (zh) | 脉宽调制电路 | |
CN1833175A (zh) | 时序比较器、数据取样装置、以及测试装置 | |
CN1518226A (zh) | 具有占空比校正电路的模拟延迟锁相环 | |
CN1510839A (zh) | 扩频时钟产生电路、抖动产生电路和半导体器件 | |
CN1405650A (zh) | 插补电路和dll电路及半导体集成电路 | |
CN1286272C (zh) | 振荡器 | |
CN1298134C (zh) | 同步电路 | |
CN1181611C (zh) | 环形振荡电路及延迟电路 | |
CN1170367C (zh) | 混相器以及利用该混相器的多相发生器 | |
CN1251043C (zh) | 多相时钟处理电路和时钟倍频电路 | |
CN1236972A (zh) | 半导体器件 | |
CN1848682A (zh) | 逻辑电平转换电路和使用了它的相位同步电路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
ASS | Succession or assignment of patent right |
Owner name: NEC ELECTRONICS TAIWAN LTD. Free format text: FORMER OWNER: NIPPON ELECTRIC CO., LTD. Effective date: 20030604 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20030604 Address after: Kanagawa, Japan Applicant after: NEC Corp. Address before: Tokyo, Japan Applicant before: NEC Corp. |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C56 | Change in the name or address of the patentee |
Owner name: RENESAS ELECTRONICS CORPORATION Free format text: FORMER NAME: NEC CORP. |
|
CP01 | Change in the name or title of a patent holder |
Address after: Kanagawa, Japan Patentee after: Renesas Electronics Corporation Address before: Kanagawa, Japan Patentee before: NEC Corp. |
|
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20040929 Termination date: 20130615 |