CN110690209B - 半导体封装 - Google Patents

半导体封装 Download PDF

Info

Publication number
CN110690209B
CN110690209B CN201910467484.3A CN201910467484A CN110690209B CN 110690209 B CN110690209 B CN 110690209B CN 201910467484 A CN201910467484 A CN 201910467484A CN 110690209 B CN110690209 B CN 110690209B
Authority
CN
China
Prior art keywords
chip
substrate
semiconductor package
support structure
stack
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201910467484.3A
Other languages
English (en)
Other versions
CN110690209A (zh
Inventor
白昇铉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of CN110690209A publication Critical patent/CN110690209A/zh
Application granted granted Critical
Publication of CN110690209B publication Critical patent/CN110690209B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/147—Semiconductor insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
    • H01L23/24—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5386—Geometry or layout of the interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/562—Protection against mechanical damage
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/46—Structure, shape, material or disposition of the wire connectors prior to the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32153—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
    • H01L2224/32155—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being non-metallic, e.g. being an insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/331—Disposition
    • H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/33181—On opposite sides of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48105—Connecting bonding areas at different heights
    • H01L2224/48106—Connecting bonding areas at different heights the connector being orthogonal to a side surface of the semiconductor or solid-state body, e.g. parallel layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48237—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a die pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73215—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H01L2224/81815—Reflow soldering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85909—Post-treatment of the connector or wire bonding area
    • H01L2224/8592—Applying permanent coating, e.g. protective coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9212—Sequential connecting processes
    • H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
    • H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06506—Wire or wire-like electrical connections between devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/0651—Wire or wire-like electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06562—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking at least one device in the stack being rotated or offset
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06582—Housing for the assembly, e.g. chip scale package [CSP]
    • H01L2225/06586—Housing with external bump or bump-like connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1431—Logic devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1434—Memory
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1434—Memory
    • H01L2924/1435—Random access memory [RAM]
    • H01L2924/1436—Dynamic random-access memory [DRAM]

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Dispersion Chemistry (AREA)
  • Geometry (AREA)
  • Semiconductor Memories (AREA)
  • Wire Bonding (AREA)

Abstract

一种半导体封装包括基板、在基板上的第一芯片、在基板上并与第一芯片并排布置的第二芯片、以及在第二芯片上的支撑结构。支撑结构的宽度等于或大于第二芯片的宽度。

Description

半导体封装
技术领域
本发明构思涉及一种半导体封装，更具体地，涉及一种包括以倒装芯片接合方式安装的半导体芯片的半导体封装。
背景技术
半导体封装被提供来实现用于电子产品的集成电路芯片。通常，半导体封装配置为使得半导体芯片安装在印刷电路板(PCB)上，接合引线或凸块用于将半导体芯片电连接到印刷电路板，并且半导体芯片被包封在模塑层中。随着电子工业的不断发展，越来越需要半导体封装具有增加的容量、功能、性能和紧凑性。因此，例如，已经发展了具有安装在PCB上的多个芯片的半导体封装。
发明内容
根据本发明构思，提供一种半导体封装，该半导体封装包括：基板；至少一个第一芯片，在基板的上表面上；第二芯片，在基板的上表面上并且当在平面图中观看时位于所述至少一个第一芯片旁边；以及在第二芯片上的支撑结构，其中支撑结构在平行于基板的上表面的方向上的宽度等于或大于第二芯片在所述方向上的宽度。
根据本发明构思，还提供一种半导体封装，该半导体封装包括：基板；至少一个第一芯片，设置在基板上并引线接合到基板；第二芯片，设置在基板上并在平面图中观看时在第一芯片旁边，并倒装芯片接合到基板；以及至少一个第三芯片，设置为横跨在所述至少一个第一芯片和第二芯片之上。
根据本发明构思，还提供一种半导体封装，该半导体封装包括：电子封装基板；第一功能块，包括设置在电子封装基板的上表面上且电连接到电子封装基板的第一芯片或第一芯片的堆叠；第二芯片，设置在电子封装基板的上表面上并电连接到电子封装基板；含硅材料块，设置在第二芯片上并且当在平面图中观看时设置在第一芯片或第一芯片的堆叠旁边；以及模塑层，在电子封装基板上并且其中包封第一功能块、第二芯片和含硅材料块。第一功能块在电子封装基板的上表面的第一区域上具有占用面积(footprint)。当在平面图中观看时，第二芯片设置在第一芯片或第一芯片的堆叠旁边，使得第二芯片具有在第一区域旁边的电子封装基板的第二区域上的占用面积。含硅材料块在与电子封装基板的上表面平行的方向上的宽度等于或大于第二芯片在所述方向上的宽度，使得含硅材料块具有在电子封装基板的第二区域上的占用面积。此外，含硅材料块具有比模塑层的硅含量比大的硅含量比。
根据本发明构思，还提供一种半导体封装，该半导体封装包括：电子封装基板；第一功能块，包括设置在电子封装基板的上表面上并电连接到电子封装基板的第一芯片或第一芯片的堆叠；第二芯片，设置在电子封装基板的上表面并电连接到电子封装基板；硅基第三芯片，设置在第二芯片上并且当在平面图中观看时设置在第一芯片或第一芯片的堆叠旁边；以及模塑层，在电子封装基板上并且第一功能块、第二芯片和硅基第三芯片被包封在其中。第一功能块在电子封装基板的上表面的第一区域上具有占用面积。当在平面图中观看时，第二芯片设置在第一芯片或第一芯片的堆叠旁边，使得第二芯片在基板的位于第一区域旁边的第二区域上具有占用面积。硅基第三芯片在平行于基板的上表面的方向上的宽度等于或大于第二芯片在所述方向上的宽度，使得硅基第三芯片在基板的第二区域上具有占用面积。此外，硅基第三芯片具有比模塑层的硅含量比大的硅含量比。
附图说明
图1是根据本发明构思的半导体封装的示例的简化截面图。
图2是根据本发明构思的半导体封装的另一示例的简化截面图。
图3A、图3B、图3C和图3D是图1的半导体封装在其制造过程中的简化截面图，并一起示出根据本发明构思的制造半导体封装的方法的示例。
图4是根据本发明构思的半导体封装的另一示例的简化截面图。
图5是根据本发明构思的半导体封装的另一示例的简化截面图。
图6是根据本发明构思的半导体封装的另一示例的简化截面图。
图7是根据本发明构思的半导体封装的另一示例的简化截面图。
图8是根据本发明构思的半导体封装的另一示例的简化截面图。
具体实施方式
现在将参照图1详细描述根据本发明构思的半导体封装1的示例。注意，在下面的描述中，为了简单起见，可以参考单个元件或特征诸如芯片、端子或电连接器，然而在实践中并且如附图所示，根据本发明构思的半导体封装可以具有多个这样的特征或元件。
半导体封装1可以包括基板100、包含至少一个第一芯片的第一功能块200、第二芯片300、支撑结构400和模塑层900。基板100是具有与绝缘材料的层成一体的导电迹线、焊盘、布线层等的电子封装基板，因此可以是印刷电路板(PCB)。因此，如附图所示，连接焊盘112提供在基板100的绝缘主体的顶表面102上。连接焊盘112可以包括例如信号连接焊盘和/或电源/接地连接焊盘。外部焊盘114可以提供在基板100的绝缘主体的底表面104上。外部端子120可以提供在外部焊盘114上。外部端子120可以包括焊料凸块或焊球。外部端子120可以联接到外部装置，该外部装置通过外部端子120电连接到基板100。外部端子120可以包括例如信号连接端子和/或电源/接地连接端子。
第一功能块200设置在基板100的上表面102上。第一功能块200可以设置在基板100的一侧上。第一功能块200可以包括单个(仅一个)存储器芯片。此外，每个第一芯片可以包括在其顶表面上的第一焊盘212。第一连接器220可以经由焊盘112、212提供在第一芯片和基板100之间且联接到第一芯片和基板100。第一连接器220可以是接合引线。接合引线可以包括金属，诸如金或铝。
如图1的示例所示，代替仅一个存储器芯片，第一功能块200可以包括在基板100的一侧堆叠在基板100的第一区域上的多个存储器芯片210。每个存储器芯片210可以是例如NAND芯片。第一粘合层230可以插置在存储器芯片210之间以及在基板100和最下面的存储器芯片210之间。每个第一粘合层230可以是例如管芯附着膜(DAF)或线上膜(FOW)。此外，每个存储器芯片210可以包括在其顶表面上的第一焊盘212。存储器芯片210在堆叠中彼此横向地偏移，使得每个存储器芯片210的第一焊盘212不被直接堆叠在其上的存储器芯片210覆盖。第一连接器220可以提供在第一芯片210和基板100之间且联接到第一芯片210和基板100。
第二芯片300可以设置在基板100的在第一区域旁边的第二区域上，第一功能块200的第一芯片或第一芯片210的堆叠设置在该第一区域上。第二芯片300可以设置在基板100的另一侧。因此，第一芯片和第二芯片可以并排提供在基板100上。第二芯片300可以是逻辑芯片。第二芯片300可以通过第二连接构件310电连接到基板100。第二连接构件310可以是焊料凸块或焊球。例如，第二芯片300可以倒装芯片接合到基板100。保护第二连接构件310的底填充层320可以提供在基板100和第二芯片300之间。
通常，至少在其占用面积方面，逻辑芯片将小于存储器芯片。因此，当第一功能块200实现为单个存储器芯片或存储器芯片210的堆叠并且第二芯片300被实现为逻辑芯片时，第一功能块200将在基板100的第一区域上具有比基板100的第二区域上的第二芯片300的占用面积大的占用面积。由于第二芯片300以倒装芯片接合方式安装，所以半导体封装1可以具有相对高的操作速度和短的周转时间(TAT)。
支撑结构400可以设置在第二芯片300上。支撑结构400可以包括硅(Si)。支撑结构400的硅与其它材料的比率(硅含量)可以大于模塑层900的该比率。支撑结构400可以是由包含硅的绝缘体组成的块。硅的比率(硅含量)是指每单位体积的Si的体积。在这种情况下，术语“块”可以指的是具有厚度或高度的材料的主体，该厚度或高度在附图中显著大于该主体在平行于基板的上表面的方向上的宽度。或者，支撑结构400可以包括虚设芯片。顾名思义，如本领域普通技术人员将理解的，虚设芯片与封装中的所有其它电路(即基板和芯片)电隔离，并可以是硅基芯片。
第二粘合层430可以插置在第二芯片300和支撑结构400之间。第二粘合层430可以是例如管芯附着膜(DAF)或线上膜(FOW)。第二粘合层430可以具有与第一粘合层230基本上相同的厚度。
支撑结构400可以具有等于或大于第二芯片300的宽度W2的宽度W1。在本说明书中，术语“宽度”是指在平行于基板100的上表面的方向上的尺寸。从基板100的顶表面102到支撑结构400的顶表面的距离D2可以与从基板100的顶表面102到第一芯片200的顶表面的距离D1基本上相同。在具有第一芯片的堆叠的所示示例中，距离D1可以对应于从基板100的顶表面102到芯片堆叠中的最上面的芯片的顶表面的距离。在本说明书中，短语“基本上”相同的尺寸或形状用于解释固有的或由于制造工艺中的微不足道的误差引起的可能的差异。
模塑层900可以提供在基板100上从而覆盖或“包封”第一芯片200、第二芯片300、支撑结构400和第一连接器220。模塑层900可以包括电介质聚合物，诸如环氧模塑料。
根据本发明构思的一方面，支撑结构400可以减小剪切应力的差异对第一功能块200的第一芯片和第二芯片300的影响。术语“剪切应力”是指抵抗由物体的工程特性或施加到物体的外力引起的物体变形的反作用力。如果没有提供支撑结构400，由于第一芯片和第二芯片之间的硅含量不平衡，施加在第二芯片300上的剪切应力将非常高，结果在第二芯片300和模塑层900之间会发生分层。也就是，半导体封装1的某个芯片与另一个(些)芯片之间的硅含量的不平衡越大，在该某个芯片上的剪切应力会变得越大。由于支撑结构400的硅含量大于模塑层900的硅含量，所以根据本发明构思的半导体封装1可以在各芯片之间具有硅含量的相对高的平衡。
接下来将参照图2描述根据本发明构思的半导体封装2。在图2的半导体封装2的描述中，与参照图1讨论的半导体封装1的部件类似的部件被分配相同的附图标记，并且为了简洁起见，可以省略这样的部件的详细描述。
图2的半导体封装2具有被提供为半导体芯片的支撑结构400a。
支撑结构400a可以被提供为存储器芯片。因此，支撑结构400a可以是NAND芯片或DRAM芯片。被提供为存储器芯片的支撑结构400a的硅含量大于模塑层900的硅含量。支撑结构400a可以包括第二焊盘410。第二连接器420可以提供在支撑结构400a和基板100之间且联接到支撑结构400a和基板100。第二连接器420可以是接合引线。接合引线可以包括金属，诸如金或铝。
在本发明构思的其中支撑结构400a被提供为存储器芯片的此示例中，可以防止第二芯片300的分层并提高半导体封装2的处理能力。
图3A至图3D示出制造图1的半导体封装1的方法。
参照图1和图3A，第二芯片300被放置在基板100上，第二芯片300的第二连接构件310设置为与基板100的连接焊盘(未示出)接触。之后，可以执行回流工艺。回流工艺可以在高于第二连接构件310的熔点的温度执行。
参照图1和图3B，底填充供应器350可以在第二芯片300的第二连接构件310周围提供底填充材料，并可以执行固化工艺。结果，第二芯片300被倒装芯片接合到基板100。
参照图1和图3C，支撑结构400安装在第二芯片300上。例如，第二粘合层430提供在第二芯片300上，支撑结构400提供在第二粘合层430上。或者，第二粘合层430可以提供在支撑结构的底表面上，然后具有第二粘合层430的支撑结构400被按压到第二芯片300的顶表面上。注意，与如果相同的芯片被引线接合到基板相比，当第二芯片300以倒装芯片接合方式安装到基板100时，第二芯片300更容易受到由支撑结构400施加的应力影响。因此，当支撑结构400被接合到第二芯片300时会需要小的压力和长的工艺时间以防止芯片300被损坏。
参照图1和图3D，第一功能块200可以在基板100上形成在第二芯片300旁边。在此工艺中，第一功能块的第一芯片可以引线接合到基板100。可以形成模塑层900以覆盖第一芯片200、第二芯片300和支撑结构400，并且外部端子120可以附接到基板100的底表面104，该步骤可以完成图1的半导体封装1的制造。
接下来，将参照图4详细描述根据本发明构思的半导体封装3的示例。在图4的半导体封装3的描述中，与参照图1讨论的半导体封装1的部件类似的部件被分配相同的附图标记，并且为了简洁起见，可以省略其详细描述。
图4的半导体封装3包括第二功能块500，第二功能块500包括至少一个第三芯片。在此示例中，第一功能块是单个存储器芯片200a。第二功能块500也可以是单个存储器芯片。第二功能块500可以包括例如NAND芯片或DRAM芯片。第二功能块500提供在第一芯片200a和支撑结构400上。
在图4所示的半导体封装3的示例中，代替单个第三芯片，第二功能块500包括提供在第一芯片200a和支撑结构400上的多个堆叠的存储器芯片510。第三粘合层530可以插置在堆叠的存储器芯片510之间。第三粘合层530可以是例如管芯附着膜(DAF)或线上膜(FOW)。第三粘合层530也可以插置在最下面的存储器芯片510、第一芯片200a和支撑结构400之间。
每个存储器芯片510可以包括在其顶表面上的第三焊盘512。第三连接器520可以提供在第三芯片510和基板100之间且联接到第三芯片510和基板100。第三连接器520可以是接合引线。接合引线可以包括金属，诸如金或铝。
现在将参照图5详细描述根据本发明构思的半导体封装4的示例。在图5的半导体封装4的描述中，与参照图4讨论的半导体封装3的部件类似的部件被分配相同的附图标记，并且为了简洁起见，可以省略其详细描述。
图5的半导体封装4包括第一功能块200b、第二功能块500、第三功能块600和第一间隔物700。
第三功能块600可以与第一功能块200b和第二芯片300并排地布置在基板100的上表面102上。例如，第二芯片300可以设置在第一功能块200b和第三功能块600之间。
第一功能块200b可以是包括多个堆叠的芯片的芯片堆叠。例如，第一功能块200b可以包括第一下存储器芯片210a和堆叠在第一下存储器芯片210a上的第一上存储器芯片210b。第一下存储器芯片210a和第一上存储器芯片210b中的每个可以包括单个DRAM芯片，但是本发明构思不限于此。第一粘合层230a和230b可以分别插置在第一下存储器芯片210a和基板100之间以及在第一下存储器芯片210a和第一上存储器芯片210b之间。第一粘合层230a和230b中的每个可以是例如管芯附着膜(DAF)或线上膜(FOW)。第一下存储器芯片210a和第一上存储器芯片210b可以在其顶表面上包括它们的第一焊盘212a和212b。第一连接器220a和220b可以提供在第一芯片200b和基板100之间且联接到第一芯片200b和基板100。第一连接器220a和220b可以是接合引线。
第三功能块600可以具有单个(仅一个)存储器芯片。或者，第三功能块600可以是包括多个堆叠的芯片的芯片堆叠。例如，第三功能块600可以包括第四下存储器芯片610a和堆叠在第四下存储器芯片610a上的第四上存储器芯片610b。第四下存储器芯片610a和第四上存储器芯片610b中的每个(即芯片堆叠的第四芯片中的每个)可以是DRAM芯片，但是本发明构思不限于此。第四粘合层630a和630b可以分别插置在第四下存储器芯片610a和基板100之间以及在第四下存储器芯片610a和第四上存储器芯片610b之间。第四粘合层630a和630b中的每个可以是例如管芯附着膜(DAF)或线上膜(FOW)。第四下存储器芯片610a和第四上存储器芯片610b可以分别在其顶表面上包括第四焊盘612a和612b。第四连接器620a和620b可以提供在第四芯片600和基板100之间且联接到第四芯片600和基板100。第四连接器620a和620b可以是接合引线。
第一间隔物700可以提供在第一功能块200b、第二芯片300、第三功能块600一起与第二功能块500之间。更具体地，第一间隔物700可以提供在第一功能块200b、支撑结构400、第三功能块600一起与第二功能块500之间。第一间隔物700可以提供在第一功能块200b、第三功能块600和支撑结构400上。第一间隔物700是绝缘体的板，即可以具有实质上小于它的其它两个尺寸(在平行于基板的上表面的方向上的尺寸)的厚度或高度，并可以包括硅(Si)，但是本发明构思不限于此。第一间隔物700可以具有与功能块500的芯片的尺寸(占用面积)对应的尺寸(占用面积)，但是本发明构思不限于此。
根据本发明构思的此示例的一方面，第一间隔物可以用作支撑结构。因此，第一间隔物700可以增强半导体封装4的结构稳定性。具体地，第一间隔物700可以防止半导体封装4在功能块500的芯片的区域中在其上部处翘曲和/或防止由于翘曲而形成空隙。结果，半导体封装4可以相对无缺陷。
管芯附着膜(DAF)或线上膜(FOW)可以提供在第一间隔物700与第一功能块200b、支撑结构400和第三功能块600之间，但是为了附图的简洁，其可以被省略。
现在将参照图6描述根据本发明构思的半导体封装5。在图6中，分别与参照图4和图5讨论的半导体封装3和4的部件类似的部件被分配相同的附图标记，并且为了简洁起见，可以省略其详细描述。
图6的半导体封装5可以包括第二间隔物800。第三功能块600a可以具有单个(仅一个)存储器芯片。
图6的半导体封装5可以包括第一芯片堆叠500a和堆叠在第一芯片堆叠500a上的第二芯片堆叠500b。如上所述，第一芯片堆叠500a和第二芯片堆叠500b中的每个可以包括多个堆叠的存储器芯片。因此，将省略其详细描述。
第二间隔物800可以提供在第一芯片堆叠500a和第二芯片堆叠500b之间。第二间隔物800可以由包括硅(Si)的板形式的绝缘体组成，但是本发明构思不限于此。第二间隔物800可以具有与功能块500的芯片之一的尺寸(占用面积)对应的尺寸(占用面积)，但是本发明构思不限于此。
根据本发明构思的此示例的一个方面，第二间隔物800可以赋予半导体封装5结构稳定性。可以提供第二间隔物800以防止半导体封装5在包含功能块500的芯片的区域的上部翘曲和/或可以防止由于翘曲而形成空隙。
管芯附着膜(DAF)或线上膜(FOW)可以提供在第一间隔物700与第一功能块200a、第二芯片300和第三功能块600a之间，但是为了附图的简洁，它可以被省略。
现在将参照图7详细描述根据本发明构思的半导体封装6。在图7的半导体封装6中，与参照图4讨论的半导体封装3的部件类似的部件被分配相同的附图标记，并且为了简洁起见，可以省略其描述。
图7的半导体封装6没有支撑结构。
由于第二芯片300以倒装芯片接合方式安装，所以半导体封装6可以以短的周转时间(TAT)高速操作，同时仍具有高集成度。
现在将参照图8描述根据本发明构思的半导体封装7。在图8的半导体封装7中，与参照图7讨论的半导体封装6的部件类似的部件被分配相同的附图标记，并且为了简洁起见，可以省略其描述。
图8的半导体封装7包括第一间隔物700。
第一间隔物700可以提供在第一芯片220和第二芯片300一起与功能块500之间。第一间隔物700可以是绝缘体的板并可以包括硅(Si)。第一间隔物700可以具有与功能块500的芯片的尺寸(占用面积)对应的尺寸(占用面积)，但是本发明构思不限于此。
根据本发明构思的此示例的一方面，第一间隔物700可以赋予半导体封装7结构稳定性。特别地，可以提供第一间隔物700以防止半导体封装7在包含功能块500的芯片的区域的上部翘曲和/或可以防止由于翘曲而形成空隙。结果，半导体封装7可以相对无缺陷。
根据本发明构思的一些示例，提供具有高集成度并结构稳定的半导体封装。
管芯附着膜(DAF)或线上膜(FOW)可以提供在第一间隔物700与第一功能块200a和第二芯片300之间，但是为了附图的简洁，它可以被省略。
此外，根据本发明构思的一些示例，提供了半导体封装，其中模塑层和安装在基板上的芯片被防止彼此分层。
然而，本发明构思的效果、益处和优点不限于上述那些。从前面的描述和附图，以上没有提到的其它效果、益处和优点将对于本领域技术人员来说是明显的。
最后，这里描述的本发明构思的示例被给出以促进理解本发明构思，而不应被解释为限制本发明构思的范围。而是，这里描述的示例的各种组合、修改和变化被视为落入由权利要求书限定的本发明构思的实际精神和范围内。
本申请要求于2018年7月5日在韩国知识产权局提交的韩国专利申请第10-2018-0078275号的优先权，其全部内容通过引用结合于此。

Claims (22)

1.一种半导体封装，包括：
基板；
至少一个第一芯片，在所述基板的上表面上；
第二芯片，在所述基板的所述上表面上并且当在平面图中观看时位于所述至少一个第一芯片旁边；
支撑结构，在所述第二芯片上；以及
模塑层，在所述基板上并且包封所述至少一个第一芯片、所述第二芯片和所述支撑结构，
其中所述支撑结构在平行于所述基板的所述上表面的方向上的宽度等于或大于所述第二芯片在所述方向上的宽度，
其中所述支撑结构的硅含量比大于所述模塑层的硅含量比，以及
其中从所述基板的所述上表面到所述支撑结构的顶表面的距离与从所述基板的所述上表面到所述至少一个第一芯片的顶表面的距离基本上相同。
2.根据权利要求1所述的半导体封装，其中所述支撑结构包括绝缘材料块、虚设芯片或存储器芯片。
3.根据权利要求1所述的半导体封装，其中所述至少一个第一芯片是存储器芯片，并且
所述第二芯片是逻辑芯片。
4.根据权利要求3所述的半导体封装，其中所述至少一个第一芯片包括多个堆叠的第一芯片以构成第一芯片堆叠。
5.根据权利要求1所述的半导体封装，其中所述至少一个第一芯片被引线接合到所述基板，并且
所述第二芯片被倒装芯片接合到所述基板。
6.根据权利要求1所述的半导体封装，还包括在所述至少一个第一芯片和所述第二芯片上的至少一个第三芯片。
7.根据权利要求1所述的半导体封装，还包括在所述至少一个第一芯片和所述支撑结构上的至少一个第三芯片。
8.根据权利要求6或者7所述的半导体封装，还包括插置在所述至少一个第一芯片和所述至少一个第三芯片之间的第一间隔物。
9.根据权利要求8所述的半导体封装，还包括在所述基板的所述上表面上并且当在平面图中观看时设置在所述至少一个第一芯片和所述第二芯片旁边的至少一个第四芯片，所述至少一个第四芯片插置在所述基板和所述第一间隔物之间。
10.根据权利要求9所述的半导体封装，其中所述至少一个第一芯片包括多个堆叠的第一芯片以构成第一芯片堆叠和/或所述至少一个第四芯片包括多个堆叠的第四芯片以构成第四芯片堆叠。
11.根据权利要求9所述的半导体封装，其中所述至少一个第三芯片包括多个堆叠的第三芯片以构成第一芯片堆叠和设置在所述第一芯片堆叠上的第二芯片堆叠，并且
所述半导体封装还包括第二间隔物，该第二间隔物设置在所述第一芯片堆叠和所述第二芯片堆叠之间。
12.根据权利要求9所述的半导体封装，其中所述至少一个第四芯片是存储器芯片。
13.一种半导体封装，包括：
基板；
至少一个第一芯片，设置在所述基板上并引线接合到所述基板；
第二芯片，设置在所述基板上并且当在平面图中观看时在所述第一芯片旁边，并倒装芯片接合到所述基板；以及
至少一个第三芯片，设置在所述至少一个第一芯片和所述第二芯片之上；
支撑结构，插置在所述第二芯片和所述至少一个第三芯片之间；以及
模塑层，在所述基板上并且包封所述至少一个第一芯片、所述第二芯片、所述至少一个第三芯片和所述支撑结构，
其中所述支撑结构的硅含量比大于所述模塑层的硅含量比，
其中从所述基板的上表面到所述支撑结构的顶表面的距离与从所述基板的所述上表面到所述至少一个第一芯片的顶表面的距离基本上相同。
14.根据权利要求13所述的半导体封装，其中所述至少一个第一芯片是存储器芯片，并且所述第二芯片是逻辑芯片。
15.根据权利要求13所述的半导体封装，其中所述至少一个第三芯片包括多个存储器芯片。
16.根据权利要求13所述的半导体封装，其中所述支撑结构包括绝缘材料块、虚设芯片或存储器芯片。
17.根据权利要求13所述的半导体封装，其中所述支撑结构在平行于所述基板的上表面的方向上的宽度等于或大于所述第二芯片在所述方向上的宽度。
18.根据权利要求13所述的半导体封装，还包括：第一间隔物，插置在所述至少一个第一芯片与所述至少一个第三芯片之间和所述第二芯片与所述至少一个第三芯片之间。
19.根据权利要求18所述的半导体封装，还包括插置在所述第二芯片和所述第一间隔物之间的支撑结构。
20.根据权利要求18所述的半导体封装，还包括至少一个第四芯片，所述至少一个第四芯片设置在所述基板上并在平面图中观看时在所述至少一个第一芯片和所述第二芯片旁边，所述至少一个第四芯片插置在所述基板和所述第一间隔物之间。
21.根据权利要求20所述的半导体封装，其中所述至少一个第一芯片包括多个堆叠的第一芯片以构成第一芯片堆叠和/或所述至少一个第四芯片包括多个堆叠的第四芯片以构成第四芯片堆叠。
22.根据权利要求20所述的半导体封装，其中所述至少一个第三芯片包括多个堆叠的第三芯片以构成第一芯片堆叠和设置在所述第一芯片堆叠上的第二芯片堆叠，并且
所述半导体封装还包括插置在所述第一芯片堆叠和所述第二芯片堆叠之间的第二间隔物。
CN201910467484.3A 2018-07-05 2019-05-31 半导体封装 Active CN110690209B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020180078275A KR102540050B1 (ko) 2018-07-05 2018-07-05 반도체 패키지
KR10-2018-0078275 2018-07-05

Publications (2)

Publication Number Publication Date
CN110690209A CN110690209A (zh) 2020-01-14
CN110690209B true CN110690209B (zh) 2024-02-13

Family

ID=69101636

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910467484.3A Active CN110690209B (zh) 2018-07-05 2019-05-31 半导体封装

Country Status (4)

Country Link
US (1) US10916533B2 (zh)
KR (1) KR102540050B1 (zh)
CN (1) CN110690209B (zh)
SG (1) SG10201905587SA (zh)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102556518B1 (ko) * 2018-10-18 2023-07-18 에스케이하이닉스 주식회사 상부 칩 스택을 지지하는 서포팅 블록을 포함하는 반도체 패키지
KR102671078B1 (ko) * 2019-05-02 2024-05-30 에스케이하이닉스 주식회사 팬 아웃 서브 패키지를 포함한 스택 패키지
US11127727B2 (en) * 2019-06-06 2021-09-21 Intel Corporation Thermal spreading management of 3D stacked integrated circuits
KR20210019226A (ko) * 2019-08-12 2021-02-22 에스케이하이닉스 주식회사 적층 반도체 칩을 포함하는 반도체 패키지
US11227858B2 (en) * 2019-12-17 2022-01-18 SK Hynix Inc. Semiconductor package including stacked semiconductor chips
CN111592832B (zh) * 2020-05-29 2022-06-07 南通通富微电子有限公司 Daf膜及其制备方法、芯片封装结构
JP2022035158A (ja) 2020-08-20 2022-03-04 キオクシア株式会社 半導体記憶装置
KR102428150B1 (ko) * 2020-09-21 2022-08-01 스마트 모듈러 테크놀로지스 (글로벌), 인크 고용량 및 와이드 대역폭을 갖는 메모리 장치
KR20220063837A (ko) * 2020-11-10 2022-05-18 삼성전자주식회사 반도체 패키지
CN112331636A (zh) * 2020-11-26 2021-02-05 深圳佰维存储科技股份有限公司 芯片封装结构及存储器
KR20220140215A (ko) 2021-04-09 2022-10-18 삼성전자주식회사 반도체 패키지
CN115241153A (zh) * 2022-07-28 2022-10-25 江苏中科智芯集成科技有限公司 一种多芯片堆叠封装结构及封装方法

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106409775A (zh) * 2015-07-31 2017-02-15 爱思开海力士有限公司 堆叠封装及其制造方法

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3573135B2 (ja) 2002-03-01 2004-10-06 日本電気株式会社 マルチチップモジュールの組立方法
US20040061213A1 (en) 2002-09-17 2004-04-01 Chippac, Inc. Semiconductor multi-package module having package stacked over die-up flip chip ball grid array package and having wire bond interconnect between stacked packages
TW576549U (en) 2003-04-04 2004-02-11 Advanced Semiconductor Eng Multi-chip package combining wire-bonding and flip-chip configuration
US7880313B2 (en) 2004-11-17 2011-02-01 Chippac, Inc. Semiconductor flip chip package having substantially non-collapsible spacer
US20060267173A1 (en) 2005-05-26 2006-11-30 Sandisk Corporation Integrated circuit package having stacked integrated circuits and method therefor
KR100665217B1 (ko) * 2005-07-05 2007-01-09 삼성전기주식회사 반도체 멀티칩 패키지
JP2007165454A (ja) 2005-12-12 2007-06-28 Renesas Technology Corp 半導体装置
US7867819B2 (en) 2007-12-27 2011-01-11 Sandisk Corporation Semiconductor package including flip chip controller at bottom of die stack
KR20110083969A (ko) 2010-01-15 2011-07-21 삼성전자주식회사 반도체 패키지 및 그 제조 방법
US20110193243A1 (en) 2010-02-10 2011-08-11 Qualcomm Incorporated Unique Package Structure
JP2013045863A (ja) 2011-08-24 2013-03-04 Elpida Memory Inc 半導体装置およびその製造方法
KR101774938B1 (ko) 2011-08-31 2017-09-06 삼성전자 주식회사 지지대를 갖는 반도체 패키지 및 그 형성 방법
KR20140009732A (ko) 2012-07-12 2014-01-23 삼성전자주식회사 반도체 패키지 및 그의 제조 방법
KR20140109134A (ko) 2013-03-05 2014-09-15 삼성전자주식회사 멀티-채널을 갖는 반도체 패키지 및 관련된 전자 장치
US9087846B2 (en) 2013-03-13 2015-07-21 Apple Inc. Systems and methods for high-speed, low-profile memory packages and pinout designs
KR102247916B1 (ko) 2014-01-16 2021-05-04 삼성전자주식회사 계단식 적층 구조를 갖는 반도체 패키지
US9627367B2 (en) 2014-11-21 2017-04-18 Micron Technology, Inc. Memory devices with controllers under memory packages and associated systems and methods
US9673183B2 (en) 2015-07-07 2017-06-06 Micron Technology, Inc. Methods of making semiconductor device packages and related semiconductor device packages
KR102505206B1 (ko) * 2015-12-15 2023-03-03 삼성전자주식회사 반도체 패키지
KR102420148B1 (ko) * 2016-03-22 2022-07-13 에스케이하이닉스 주식회사 반도체 패키지
KR102534732B1 (ko) * 2016-06-14 2023-05-19 삼성전자 주식회사 반도체 패키지

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106409775A (zh) * 2015-07-31 2017-02-15 爱思开海力士有限公司 堆叠封装及其制造方法

Also Published As

Publication number Publication date
US20200013767A1 (en) 2020-01-09
KR102540050B1 (ko) 2023-06-05
CN110690209A (zh) 2020-01-14
KR20200005067A (ko) 2020-01-15
US10916533B2 (en) 2021-02-09
TW202017147A (zh) 2020-05-01
SG10201905587SA (en) 2020-02-27

Similar Documents

Publication Publication Date Title
CN110690209B (zh) 半导体封装
KR102649471B1 (ko) 반도체 패키지 및 그의 제조 방법
US8941225B2 (en) Integrated circuit package and method for manufacturing the same
US6818980B1 (en) Stacked semiconductor package and method of manufacturing the same
US8349651B2 (en) Stacked package and method of manufacturing the same
TWI482261B (zh) 三維系統級封裝堆疊式封裝結構
KR101236798B1 (ko) 웨이퍼 레벨 적층형 반도체 패키지 제조 방법
US9899337B2 (en) Semiconductor package and manufacturing method thereof
US7674640B2 (en) Stacked die package system
KR101550496B1 (ko) 적층형 반도체패키지 및 그 제조방법
US12040304B2 (en) Semiconductor package and method of fabricating the same
KR20210013429A (ko) 반도체 패키지 및 그의 제조 방법
US8581385B2 (en) Semiconductor chip to dissipate heat, semiconductor package including the same, and stack package using the same
US20240040805A1 (en) Semiconductor package and method of fabricating the same
KR101078722B1 (ko) 스택 패키지 및 그의 제조방법
US10090278B2 (en) Semiconductor packages
CN116798962A (zh) 电子封装件及其制法
KR101607989B1 (ko) 패키지 온 패키지 및 이의 제조 방법
WO2007087620A2 (en) Low profile semiconductor system having a partial-cavity substrate
TWI856013B (zh) 半導體封裝
US20240071951A1 (en) Semiconductor package and method of fabricating the same
US20240282752A1 (en) Semiconductor package
US20060231960A1 (en) Non-cavity semiconductor packages
US20230422521A1 (en) Stack-type semiconductor package
CN117995786A (zh) 半导体封装

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant