CN1041067A - 为非平面型半导体器件形成顶部接触 - Google Patents
为非平面型半导体器件形成顶部接触 Download PDFInfo
- Publication number
- CN1041067A CN1041067A CN89106991A CN89106991A CN1041067A CN 1041067 A CN1041067 A CN 1041067A CN 89106991 A CN89106991 A CN 89106991A CN 89106991 A CN89106991 A CN 89106991A CN 1041067 A CN1041067 A CN 1041067A
- Authority
- CN
- China
- Prior art keywords
- weld zone
- welding portion
- weld
- zone
- medium
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
- H01L2224/26122—Auxiliary members for layer connectors, e.g. spacers being formed on the semiconductor or solid-state body to be connected
- H01L2224/26145—Flow barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
- H01L2224/26152—Auxiliary members for layer connectors, e.g. spacers being formed on an item to be connected not being a semiconductor or solid-state body
- H01L2224/26175—Flow barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/27011—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature
- H01L2224/27013—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature for holding or confining the layer connector, e.g. solder flow barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29116—Lead [Pb] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/3205—Shape
- H01L2224/32057—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83053—Bonding environment
- H01L2224/83054—Composition of the atmosphere
- H01L2224/83065—Composition of the atmosphere being reducing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83385—Shape, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
- H01L2224/83815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01057—Lanthanum [La]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0133—Ternary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/0665—Epoxy resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
- H01L2924/12036—PN diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2924/15738—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
- H01L2924/15747—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49121—Beam lead frame or beam lead device
Abstract
通过在用作管芯接触的一平面金属引线上提供接触凹陷区,来改善在邻近管芯接触区域有凸起的介质区域的功率器件的接触。凹陷区安排在管芯接触区之上,并与其焊接。调节凹陷区的弯曲半径和凹陷深度,使得接触引线与包围在管芯接触区边缘的凸起介质边缘的距离远得足以使那个位置上提供一个横向凹陷的空气—焊料界面。这可防止焊料蔓延到介质表面,避免管芯边缘短路。
Description
本发明一般涉及电子器件,更具体地说涉及为半导体或者其它电子芯片提供引线的装置和方法的改进。这里所说的器件一词是指所有采用这里所述的连接装置和引线的各种电子器件和集成电路,而不局限于以半导体为基底的器件。
在电子领域,特别是在半导体器件和电路领域,通常为主要进行信号处理的器件提供重量轻的引线,而为传输大电流的器件提供重引线。细引线的线焊接和金属箔片的接头片焊接为信号处理器件通常采用的典型技术。这种引线或箔片一般只传输微安或毫安级电流,其典型厚度只有一个密耳或几个密耳,它们经常直接焊接到器件的焊接区上。
对于传输较大电流的器件,例如,功率二极管和晶体管或集成电路,需要传输几安培到十几安培或几百安培的电流,所以焊到这种器件上的引线必须更坚固,通常采用厚度为几十到几百密耳粗的金属引线。经常借助于低温焊接(soledring)将这些引线焊到器件的焊接区域上。
当待连接的器件具有不规则的表面时,焊接这样的粗引线时要避免产生使成品率和可靠性下降的失效状态就变得更加困难了。例如,当采用掩膜和/或钝化介质制造功率半导体管芯时,其焊接区可能被外表面高于焊接区表面的凸起的介质部分地围绕。当将现有技术中通常采用的扁平引线焊到这样的焊接区上时,焊料的体积和扩展程度都很难控制,焊料变得更容易流到介质表面,焊料在芯片边缘形成的连通物会引起短路,使得器件不能工作或者丧失可靠性。因此,在对功率器件焊接粗引线时,仍然存在一个问题,这是因为在功率器件中,焊接区或其它连接点比相邻的表面低,例如,焊接区至少部分地被介质或不用来与引线接触的,相对于衬底表面比焊接区高的凸起的其它材料所包围。
因此,本发明的一个目的是提供一种改进的装置及方法,为焊接区或接触区相对于器件周围区域的至少部分外表面凹陷的器件焊接引线。
本发明的另一个目的是提供一种改进的装置及方法,为如上所述能够传输一安培或更大恒电流的半导体器件焊接引线。
本发明的再一个目的是提供一种改进的装置及方法,为如上所述需使用焊料进行焊接的器件焊接引线。
本发明的进一步目的是提供一种改进的装置及方法,为如上所述器件焊接引线,这种器件中管芯引线的间隙很紧凑,焊接区和引线焊接区的间隙充满焊料,以增强器件的冲击能力。
这里所用的焊料一词是指任何导电的焊接材料,这种材料在引线连接过程中的某一时间为半固态或者至少部分为液态。例如,常规的金属、金属合金、含环氧树脂的金属或其它导电塑料、玻璃及类似物。
通过本发明能够达到上述的和其它的目的及优点。本发明包括:具有相对的第一和第二表面的管芯,其中第二表面上有一个至少部分地比管芯上相邻的上表面凹陷的焊接区;具有安置管芯用的第一部分和连接焊接区用的第二部分的电极装置,其中,第二部分至少部分地向着焊接区凹陷或弯曲;和为将至少部分地凹陷或弯曲的第二部分焊到焊接区上而不扩展到焊接区之外的上表面上所使用的导电附着材料。
上述的改进型电子器件可望通过下述步骤制成:提供一个在其一个表面上具有凹陷焊接区的半导体管芯,提供一个具有管芯安置部分和凹陷或弯曲的焊接部分的引线装置,将管芯粘着到安置部分上,借助于导电材料将凹陷或弯曲的引线装置粘着到焊接区上,导电材料没有在水平方向上扩展到焊接区之外的器件表面上。两个粘着步骤需要同时进行。而且,这两个粘着步骤要求通过焊接来实现。在需要使管芯与安置部分绝缘的地方,将绝缘材料安放到中间。
以上所概述的发明和目的及优点通过考察下列附图及说明书将会得到更充分的理解。
图1A示出现有技术中的电子器件的一部分的局部剖面俯视图,图1B-C示出它的截面图;
图2A示出本发明第一实施例中电子器件的一部分的局部剖面俯视图,图2B为它的截面图;
图3A示出本发明另一实施例中电子器件的一部分的俯视图,图3B为它的截面图;
图4示出本发明再一实施例中电子器件的一部分的俯视图,图4B-D示出它的几个实施例的截面图。
图1A示出按照现有技术的电子器件10的一部分的局部剖面俯视图,图1B-C为它的截面图,第一电极12具有电子管芯(例如硅整流器芯片)16,管芯16是借助于固定装置20安置到电极上的。管芯16的另一面上具有接触区22,接触区22至少部分地与具有外表面23的凸起介质18相交界。管芯16的主体17可以是P型半导体区域,接触或焊接区22可以是N型半导体区域,于是在管芯16中就形成了PN结19。本领域普通技术人员应了解,用二极管作为管芯16仅仅是为了说明,本发明所涉及的并不是元件16的内部结构,元件16可以是一个二极管、电阻器、晶体管或者其它电子结构,不管它是半导体的或是其它材料的。为清楚起见,在截面图1B-4D中省略了管芯16中各区域的窗口,并且将焊料区域用点画方式表示。
接触区22可以是管芯16主体中在表面上暴露出的一个区域的一部分,或者是表面金属化区,或者可以是在器件主体之上或在器件介质层之上的传导引线的一个暴露部分。接触区22可以是掺杂半导体、金属、半金属、合金或它们的组合。该主体可以为半导体或绝缘体。至于本发明的重点,则涉及到的仅是接触区22相对于管芯16外表面的一个相邻部分为凹陷的情况,例如图1B中所示,与接触区22相邻的介质18的表面23比接触区22要高一些。
接触区22是借助例如焊料24等固定到引线装置14上的。由于在现有技术中引线14基本上是平的,除非精确控制焊料24的量和引线14的间隙,否则,焊料24将扩展到介质18的上表面层23上。由于为此目的所采用的焊料是变化的,并且由于引线14与接触区22之间的间隙也是变化的,所以,多余的焊料经常从接触区22和引线14之间被挤出,溢到介质层18的上表面23上,并覆盖管芯16的边缘,如图1C中的26所示。由于PN结19的短路等原因,能造成器件无法工作。既使焊料24没有扩展到使PN结19短路的程度,而仅仅流到介质18上表面23之上,这就会由于在沿着器件边缘从区域17到焊料24之间所产生的飞弧而降低击穿电压,进而给器件的可靠性带来不良影响。当焊料24沾润了引线14并渗入介质18和引线14之间小间隙时,这种短路和击穿电压降低的倾向变得更严重。于是,在现有技术的引线布局中,会出现成品率和可靠性降低的情况。
图2A示出按照本发明第一实施例的改进型器件的局部剖面俯视图,图2B示出它的截面图。这一改进了的器件避免了现有技术中器件的许多局限性。第一电极12和管芯16都与图1A-C所示的现有技术中的器件相同,管芯在凹陷的接触区22与主体17之间具有PN结19,并且带有具有表面23的相邻的凸起介质18,它们仅仅代表多种不同类型的电子器件(具有或不具有PN结),这些电子器件在焊接区22上都具有凹陷的接触区域。
在上引线30上具有凹陷区32,其底部34向着接触区22的方向凹陷,并用焊料区36将上引线30固定。焊料区36(在图3B和4B中分别等效为区域46和56)可以是金属焊料、导电塑料、导电玻璃或其它导电体,它们在这里统称为焊料。
重要的是凹陷区32的底部34的横向尺寸要小于接触区22的横向尺寸,如图2A-B中所示,凹陷区32的底部34比引线30的下表面33下降的深度大于接触区22比凸起介质18的上表面23凹陷的深度,这有利于为焊料36提供适当的形状,并且有利于控制焊料的横向扩展。
当焊料36处于半液体或液体状态时,它可浸润接触区22和引线30的下表面33,由于浸润得很好,使得焊料36与接触区22和引线30的下表面33之间的接触角很小,并且有很强的趋势使得焊料从接触区22的中心向外横向蔓延。即使焊料的有效体积有限时,情况也是如此。在图2A-B所示的器件中,焊料36边缘的横向迁移是与焊料的表面张力相反的。
在图2A-B所示的本发明的方案中,由于凹陷区32的存在,使引线30的下表面33与接触区22之间的间距增加,这就提供了一个相当大的具有横向向外凹入的空气-焊料界面。在这种情况下,空气-焊料界面上的表面张力的一个分力与沿着引线30和焊料界面处的表面迁移力相反。在现有技术的器件中,焊料与介质表面23之间的接触角很大,则引线14与介质18之间的空气-焊料界面可以是横向向外凸起的,这时,表面张力将有利于横向向外的迁移力,而不是与之相反。
这样,按本发明的方案在制造中进行控制要容易得多,对焊料体积上的变化和引线与接触区之间间距的不同也能够容易得多。其原因是由于本发明的结构中能够得到焊料可流入的大的间隙,不会使焊料蔓延到介质18的上表面23上。
将要注意的是,焊料36可能接触到介质18的侧壁37(从介质18的上表面23伸出到接触区22的部分),这并无害。因为焊料36的空气-表面界面横向向内指向这一点,即:指向接触区22的中心,所以,即使由于空气-焊料界面的表面张力与这种迁移相反,焊料36浸润了介质18,焊料36也几乎没有蔓延到介质上表面23之上的倾向。
本发明的另一个优点是,表面迁移力和表面张力都使得焊料36沿接触区22向外蔓延,然后沿侧壁37向上蔓延,使得焊料能够填满接触区22之上的凹处。这就为接触区22提供了最大的接触面积,这对于减少接触区22和引线30之间的串联电阻、热阻是很需要的。焊料填充的行为在它填到介质侧壁37的上边缘时,即:接触凹陷处被填满时,趋于结束。因为,这时空气-焊料界面的表面张力分量从有助于焊料沿侧壁37向上迁移的力转变成与沿表面23向外迁移相反的力。
图2A-B示出的实施例,其凹陷处32的底部34基本上是平的。这种设计为引线30提供了大的紧靠着接触区22的表面面积,这是改善冲击性能所希望的,但在装配过程中,为了确保底部34与接触区22平行,就需要较精确地放置引线。图3A-B中所示的结构具有更大的容忍度。图3A-B的结构与图2A-B的结构基本相同,只是上引线40的凹陷区42的底部44是弯曲的。这使得从凹陷区42的中心到临近的介质18处,底部44与接触区22之间的间距单调增加。这个实施例几乎具有图2A-B所示实施例的全部优点,并且还有一个附加优点,即对引线30、40和接触区22之间平行度的对正误差具有较低的灵敏度。按照图3A-B所示的安排,引线40的底部44与接触区22之间的关系基本上是等同的,即使在引线40略微不平行于平面22的情况下也是等同的,而引线30的底部34的情况就不是这样的。
在图2A-B所示的安排中,当从顶部观察时,凹陷区32基本上是方形的或者是长方形的,在图3A-B所示的安排中,当从顶部观察时,凹陷区42基本上是圆形或椭圆形,其截面的情况基本上是半球形的或半椭圆形的。这里所用的半椭圆形一词包括半球形。
凹陷区32和42的形状并不是关键,所要求的只是,避免尖锐的边缘或者弯曲处或避免厚度减薄的区域。凹陷区需要大体上与接触区22的水平面形状相一致,以利于焊料36、46充分地覆盖接触区22,并且正如图3B、4B和/或4D的截面图所示,凹陷处具有稍微弯曲的底部外形。
图4A-B示出了本发明的再一个实施例,其中把上引线50做得比接触区22要窄。引线50具有一弯曲部分52,弯曲部分52的下表面54靠焊料56焊到接触区域22上。由于将弯曲部分52做得比接触区22小,即使接触部分52在对准上有些误差,焊料也会容易地被迫留在接触区中。
图4C-D为按照本发明其它的实施例、以与图4B成直角的方向示出的图4A-B所示安排的截面图。在图4C中引线50的弯曲部分52实际上只在一个方向上弯曲,即:在图4B所示的平面内弯曲,而在图4C所示的平面中不弯曲。于是,在这个实施例中,弯曲部分52具有基本上为圆柱形或其它的两维弯曲面。这种设计的优点是特别容易在对引线50的材料冲压最少的情况下形成该弯曲部分。
图4D中引线50的弯曲部分52在两个方向上弯曲,即:在图4B和图4D所示的平面上都弯曲,一般来说,两个弯曲面互相垂直,但这不是必需的。在这个实施例中,弯曲部分基本上是半球形或半椭球形或其它三维弯曲形状。这种设计的优点是对管芯接触区和引线接触部分之间的对准问题有最大的容忍度。
曲面60的半径(见图4B)需要根据接触区22的不同尺寸来调节,以使得底表面43、44和53、54与接触区22的上表面45、55之间的距离在介质18的侧壁37的上边缘处足够地大,从而避免焊料蔓延到介质18的上表面23之上。以下描述的实例为本领域普通技术人员提供足够的信息,以使他们在没有充分经验的情况下为接触区22的不同横向尺寸选择最好的弯曲面42、52。
在上述的实施例中,管芯16与引线12之间是直接电连接的,但是,这并不是必须的。固定装置20可以包括一个电绝缘体,以使得管芯16只与引线12热连接,而不是电连接,从而为其提供机械支撑。可以通过其它引线实现(图中未示出),与管芯16上区域17的电连接。
关于焊接材料的选择,金属合金焊料被认为是最适当的,但其它的焊料也可以被认为是可用的。在选择焊料时重要的是所选择的材料容易浸润导电引线,而不易浸润管芯上邻近焊接处不应与导线或焊料相接触的其它区域,由于导电引线通常是高电导率材料,而邻近的管芯区域经常覆盖着钝化介质,所以最好在焊接处使用能够优先浸润这样的金属,而不易有效地浸润钝化介质的焊料。在这一点上,金属合金焊料通常比我们知道的大多数导电塑料或玻璃要好。
实例
用硅整流器管芯制成基本上具有图3A-B和图4A-B所示结构的器件,其横向尺寸的范围约为37到105平方密耳(0.94~2.7mm)。这些管芯具有图3B、4B所示的凸起的氧化物边缘,其上表面比接触区或焊接区高出大约0.5密耳(12μm)。相当于图3B和4B所示的接触区22的焊接区是由Ti-Ni-Ag覆盖的掺杂硅。安装管芯16用的下引线12为铜制的,其安装管芯区域的横向尺寸约为80×90至115×135密耳(2.0×2.3~2.9×3.4mm),下引线12的厚度范围约为5到15密耳(0.13~0.38mm)或更厚些,其典型值为6密耳(0.15mm)。上引线40,50也是由铜制成的,其管芯接触区的横向尺寸范围对图3A-B所示的结构来说约为40×40到100×100密耳(1×1~2.5×2.5mm),而对于图4A~B所示的结构来说约为20×20至80×80密耳(0.5×0.5~2×2mm),其厚度一般为6~15密耳(0.15~0.38mm)或更大,其典型值为几密耳(0.3mm),所采用的是图3B和4B示出的弯曲形状。
焊料的合金配比例如为:88∶10∶2(Pb∶Sn∶Ag),依据管芯的尺寸将数量约为0.5~3.0毫克的焊料放在引线12的管芯安置区上,然后放上管芯16。也可以采用其它的焊料形式,其它的合金和其它的数量。
将相似的或更少数量成份相同的焊料放置在管芯上表面的接触区或焊接区22上,然后使引线40、50与其接触。接触面积越小,所使用的焊料也越少。
使装配好的部件通过由Milwaukee,WI的Lindberg公司制造的长20呎、宽2吋的四区氢气带式炉,沿着带子移动的部件在其峰值温度为340℃的温度下、氢气气氛中暴露约三分钟。这个时间和温度以熔化焊料、浸润管芯接触区22和引线40、50并浸润管芯16的另一面和引线12上的管芯粘接区。完成这步焊接操作后,冷却并检验器件。结果发现,没有出现焊料侵害到邻近的介质上表面,也没有产生边缘短路或现有技术中存在的其它问题,总之,对管芯接触区22得到了非常好的覆盖。
电极40、50的弯曲部分42、52与接触区22相接触,其弯曲面的半径约为12到200密耳(0.3~5.1mm)。这足以在引线与横向尺寸约为29×29到94×94密耳(0.73×0.73~2.4×2.4mm)的焊接区22相结合时,使得3~10密耳(0.076~0.25mm)的引线40、50的底表面在接触区22的边缘位于介质18的上方。在管芯、接触区和引线的尺寸发生变化时,需要把上引线40、50的底表面与介质18的表面23之间的距离至少保持在约为6密耳(0.15mm)。这可以通过调节弯曲半径和/或调节凹陷深度来实现。
本领域普通技术人员通过本发明的描述将会理解:尽管说明书以解释焊接硅整流器管芯为目的,但本发明适用于对具有凹陷接触区或焊接区的任何半导体管芯或任何电子管芯焊接例如较粗的引线,而不是焊接常规的引线,并且避免了引线或者固定焊接与焊接区之外相邻的在水平方向凸起的介质或另一个相邻的凸起的管芯区域之间的接触。
另外,本领域普通技术人员将会明白,上述的装置和方法消除了现有技术中引线固定方法和结构中出现的焊料蔓延和焊料短路问题,并且以极其简单和方便的方式,提高了器件的成品率,改善了器件的可靠性。
再有,本领域普通技术人员还会明白,在不脱离本发明范围的前提下,可以基于上述原则,对其装置和方法作出许多改进或变型。据此,以下的权利要求书中将包括所有这种变型。
Claims (10)
1、一种半导体器件,包括具有彼此相对的第一和第二表面的半导体管芯,其中,半导体管芯的第二表面上具有比管芯第二表面高的焊接区,其中,焊接区与介质的一部分横向相邻,介质的上表面比半导体管芯的第二表面高并且高于焊接区的高度,其特征在于还包括:
第一引线装置,具有允许外部与器件接触的第一部分和与第一部分相连的安装半导体管芯第一表面的第二部分;
第二引线装置,具有允许外部与器件接触的第一部分和在焊接区上与半导体管芯的第二表面进行电连接的第二焊接部分;
其中,第二引线装置的焊接部分至少在一个方向上是向焊接区凸向弯曲的,以使得在把焊接部分连接到焊接区上时,焊接部分与焊接区之间的距离在水平方向上从焊接部分最靠近焊接区的那部分到横向邻近的介质处增加。
2、按照权利要求1的器件,其中,所述焊接部分与焊接区之间的距离是单调增加的。
3、按照权利要求1的器件,其中,焊接部分至少在两个方向上凸起弯曲。
4、一种半导体器件,包括具有彼此相对的第一和第二表面的半导体管芯,第一表面基本上为平的,在第二表面上至少有一个电焊接区,焊接区至少有部分被比它高的凸起的介质所围绕,在第二表面上还有从焊接区横向向外延伸的一个上表面;
其特征在于还包括:
具有其外部部分与器件接触,其内部部分分别与半导体管芯的第一、第二表面相连接的第一和第二安装装置,其中,在第二安装装置的内部部分有一个在一个方向上朝着至少一个焊接区部分凹陷的区域,该区域通过不扩展到介质的上表面上的导电材料与之进行电连接。
5、按照权利要求4的器件,其中,第二安装装置的内部部分上的部分凹陷区域至少在一个方向上是弯曲的。
6、一种制造半导体器件的方法,包括:
提供一个具有彼此相对的第一表面和第二表面的半导体管芯,其中,在第二表面上至少有一个焊接区,该焊接区至少部分地被具有上表面的另一个区域包围,这另一个区域的上表面距第二表面的高度大于焊接区的高度;
提供一个具有安装管芯用的第一安装部分和焊接到焊接部位的第二焊接部分的引线装置,其中,引线装置的焊接部分至少在一个方向上弯曲;
装配引线装置和半导体管芯,以使得引线装置弯曲的焊接部分与管芯的焊接区相对,并且使焊接部分的弯曲部位定向,使得弯曲的焊接部分的中心比弯曲的焊接部分的边缘更靠近焊接区,并使得焊接部分上没有与另一区域相接触的部分;
借助于导电粘着材料将弯曲的焊接部分焊接到焊接区上,使得焊接部分与焊接区相接触,而不扩展到另一区域的上表面上。
7、按照权利要求6的方法,其中,焊接步骤包括:让导电粘着材料基本上接触暴露于弯曲的焊接部分之下的整个焊接区。
8、一种制造半导体器件的方法,包括:
提供一半导体芯片,其安装面与安装表面相连接,另一面具有至少部分被凸起的介质所包围的焊接区,介质的上表面与该面基本平行。
提供一个芯片支撑部件,它具有一安装表面,以支撑安装面;
提供一个电极部件,它具有与焊接区进行电连接的焊接表面,其中,焊接表面至少在一个方向上是弯曲的,以便其中心部位可以比边缘部位距焊接区更近。
在安装表面和安装面之间提供第一粘着材料;
在焊接表面和焊接区之间提供第二导电粘着材料;
用第一粘着材料连接安装表面和安装面;
由第二粘着材料实现焊接表面和焊接区间的电连接,而第二材料没有扩展到介质的上表面上。
9、按照权利要求8的方法,其中,焊接表面为部分圆柱体或部分椭球体的。
10、按照权利要求8的方法,其中,连接安装表面和安装面以及电连接焊接表面与焊接区的两个步骤同时进行。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/243,363 US5001545A (en) | 1988-09-09 | 1988-09-09 | Formed top contact for non-flat semiconductor devices |
US243,363 | 1988-09-09 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1041067A true CN1041067A (zh) | 1990-04-04 |
CN1016298B CN1016298B (zh) | 1992-04-15 |
Family
ID=22918463
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN89106991A Expired CN1016298B (zh) | 1988-09-09 | 1989-09-08 | 为非平面型半导体器件形成顶部接触 |
Country Status (7)
Country | Link |
---|---|
US (1) | US5001545A (zh) |
EP (1) | EP0358077B1 (zh) |
JP (1) | JP2978510B2 (zh) |
KR (1) | KR0139540B1 (zh) |
CN (1) | CN1016298B (zh) |
DE (1) | DE68926645T2 (zh) |
MY (1) | MY104177A (zh) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103137506A (zh) * | 2011-11-25 | 2013-06-05 | 三菱电机株式会社 | 接合方法以及半导体装置的制造方法 |
CN103887190A (zh) * | 2012-12-20 | 2014-06-25 | 英特赛尔美国有限公司 | 组件端子周边内具有周边凹部的引线框架 |
CN103959449A (zh) * | 2011-11-21 | 2014-07-30 | 罗伯特·博世有限公司 | 用于接触半导体的方法和用于半导体的接触组件 |
CN111316429A (zh) * | 2017-10-26 | 2020-06-19 | 新电元工业株式会社 | 半导体装置 |
CN113363228A (zh) * | 2020-03-06 | 2021-09-07 | 株式会社东芝 | 半导体装置 |
CN114786858A (zh) * | 2019-12-17 | 2022-07-22 | Kme德国有限公司 | 用于制造焊料储存部的方法以及焊料储存部使得凹部(6)的入口的横断面积减小 |
Families Citing this family (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5403785A (en) * | 1991-03-03 | 1995-04-04 | Matsushita Electric Works, Ltd. | Process of fabrication IC chip package from an IC chip carrier substrate and a leadframe and the IC chip package fabricated thereby |
US5319242A (en) * | 1992-03-18 | 1994-06-07 | Motorola, Inc. | Semiconductor package having an exposed die surface |
JP2708320B2 (ja) * | 1992-04-17 | 1998-02-04 | 三菱電機株式会社 | マルチチップ型半導体装置及びその製造方法 |
US5404265A (en) * | 1992-08-28 | 1995-04-04 | Fujitsu Limited | Interconnect capacitors |
US5484959A (en) * | 1992-12-11 | 1996-01-16 | Staktek Corporation | High density lead-on-package fabrication method and apparatus |
US6205654B1 (en) | 1992-12-11 | 2001-03-27 | Staktek Group L.P. | Method of manufacturing a surface mount package |
US5341979A (en) * | 1993-09-03 | 1994-08-30 | Motorola, Inc. | Method of bonding a semiconductor substrate to a support substrate and structure therefore |
JP2833996B2 (ja) * | 1994-05-25 | 1998-12-09 | 日本電気株式会社 | フレキシブルフィルム及びこれを有する半導体装置 |
FR2742000B1 (fr) * | 1995-11-30 | 1998-04-24 | Sgs Thomson Microelectronics | Composant semiconducteur a montage par brasure |
US5830781A (en) * | 1997-04-22 | 1998-11-03 | General Instrument Corp. | Semiconductor device soldering process |
US6572387B2 (en) | 1999-09-24 | 2003-06-03 | Staktek Group, L.P. | Flexible circuit connector for stacked chip module |
JP2001237358A (ja) * | 2000-02-21 | 2001-08-31 | Rohm Co Ltd | パッケージ型二端子半導体装置の構造 |
FR2811475B1 (fr) * | 2000-07-07 | 2002-08-23 | Alstom | Procede de fabrication d'un composant electronique de puissance, et composant electronique de puissance ainsi obtenu |
US6608763B1 (en) | 2000-09-15 | 2003-08-19 | Staktek Group L.P. | Stacking system and method |
US6462408B1 (en) | 2001-03-27 | 2002-10-08 | Staktek Group, L.P. | Contact member stacking system and method |
JP2004111745A (ja) * | 2002-09-19 | 2004-04-08 | Toshiba Corp | 半導体装置 |
US20060255455A1 (en) * | 2005-05-13 | 2006-11-16 | Stmicroelectronics, Inc. | Reliability and improved frequency response package for extremely high power density transistors |
US7285849B2 (en) * | 2005-11-18 | 2007-10-23 | Fairchild Semiconductor Corporation | Semiconductor die package using leadframe and clip and method of manufacturing |
JP5018013B2 (ja) * | 2006-10-25 | 2012-09-05 | 富士電機株式会社 | 樹脂封止半導体装置 |
US8018042B2 (en) * | 2007-03-23 | 2011-09-13 | Microsemi Corporation | Integrated circuit with flexible planar leads |
JP5863602B2 (ja) * | 2011-08-31 | 2016-02-16 | 三菱電機株式会社 | 電力用半導体装置 |
JP5653974B2 (ja) * | 2012-08-01 | 2015-01-14 | ローム株式会社 | パッケージ型二端子半導体装置 |
JP6239840B2 (ja) * | 2013-03-27 | 2017-11-29 | ローム株式会社 | 半導体装置および半導体装置の製造方法 |
WO2016067414A1 (ja) * | 2014-10-30 | 2016-05-06 | 三菱電機株式会社 | 半導体装置及びその製造方法 |
JP6316221B2 (ja) * | 2015-01-30 | 2018-04-25 | 三菱電機株式会社 | 半導体装置 |
JP6394489B2 (ja) * | 2015-05-11 | 2018-09-26 | 株式会社デンソー | 半導体装置 |
JP2017079228A (ja) * | 2015-10-19 | 2017-04-27 | 株式会社三社電機製作所 | 半導体素子用端子 |
US10825757B2 (en) * | 2016-12-19 | 2020-11-03 | Nexperia B.V. | Semiconductor device and method with clip arrangement in IC package |
CN110199387B (zh) * | 2017-02-20 | 2024-03-01 | 新电元工业株式会社 | 电子装置以及连接件 |
EP3584830A4 (en) * | 2017-02-20 | 2020-08-26 | Shindengen Electric Manufacturing Co., Ltd. | ELECTRONIC DEVICE AND CONNECTOR |
JP6417462B2 (ja) * | 2017-11-02 | 2018-11-07 | ローム株式会社 | 半導体装置 |
WO2019167102A1 (ja) * | 2018-02-27 | 2019-09-06 | 新電元工業株式会社 | 半導体装置及び半導体装置の製造方法 |
DE102018130147A1 (de) * | 2018-11-28 | 2020-05-28 | Infineon Technologies Ag | Halbleitervorrichtung und verfahren zum herstellen einer halbleitervorrichtung |
US11557564B2 (en) * | 2019-04-08 | 2023-01-17 | Shindengen Electric Manufacturing Co., Ltd. | Semiconductor device |
CN115295510A (zh) * | 2022-09-06 | 2022-11-04 | 日月新半导体(威海)有限公司 | 半导体分立器件封装件 |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3290564A (en) * | 1963-02-26 | 1966-12-06 | Texas Instruments Inc | Semiconductor device |
DE1614364C3 (de) * | 1966-06-01 | 1979-04-05 | Rca Corp., New York, N.Y. (V.St.A.) | Verfahren zur Montage eines Halbleiter-Kristallelementes |
US3500136A (en) * | 1968-01-24 | 1970-03-10 | Int Rectifier Corp | Contact structure for small area contact devices |
US3569797A (en) * | 1969-03-12 | 1971-03-09 | Bendix Corp | Semiconductor device with preassembled mounting |
US3763403A (en) * | 1972-03-01 | 1973-10-02 | Gen Electric | Isolated heat-sink semiconductor device |
US4012765A (en) * | 1975-09-24 | 1977-03-15 | Motorola, Inc. | Lead frame for plastic encapsulated semiconductor assemblies |
US4117508A (en) * | 1977-03-21 | 1978-09-26 | General Electric Company | Pressurizable semiconductor pellet assembly |
US4158745A (en) * | 1977-10-27 | 1979-06-19 | Amp Incorporated | Lead frame having integral terminal tabs |
US4346396A (en) * | 1979-03-12 | 1982-08-24 | Western Electric Co., Inc. | Electronic device assembly and methods of making same |
JPS5619627A (en) * | 1979-07-25 | 1981-02-24 | Mitsubishi Electric Corp | Assembly of semiconductor device |
JPS5627941A (en) * | 1979-08-17 | 1981-03-18 | Hitachi Ltd | Manufacture of semiconductor device |
US4252864A (en) * | 1979-11-05 | 1981-02-24 | Amp Incorporated | Lead frame having integral terminal tabs |
US4616412A (en) * | 1981-01-13 | 1986-10-14 | Schroeder Jon M | Method for bonding electrical leads to electronic devices |
US4626478A (en) * | 1984-03-22 | 1986-12-02 | Unitrode Corporation | Electronic circuit device components having integral spacers providing uniform thickness bonding film |
US4631820A (en) * | 1984-08-23 | 1986-12-30 | Canon Kabushiki Kaisha | Mounting assembly and mounting method for an electronic component |
JPH0719865B2 (ja) * | 1985-04-10 | 1995-03-06 | 九州日立マクセル株式会社 | 半導体装置のリ−ドフレ−ム製造方法 |
DE3528427A1 (de) * | 1985-08-08 | 1987-04-02 | Bbc Brown Boveri & Cie | Elektrische verbindungslasche fuer halbleiterbauelemente |
JPH0438524Y2 (zh) * | 1986-12-19 | 1992-09-09 | ||
US4862249A (en) * | 1987-04-17 | 1989-08-29 | Xoc Devices, Inc. | Packaging system for stacking integrated circuits |
US4827376A (en) * | 1987-10-05 | 1989-05-02 | Olin Corporation | Heat dissipating interconnect tape for use in tape automated bonding |
-
1988
- 1988-09-09 US US07/243,363 patent/US5001545A/en not_active Expired - Lifetime
-
1989
- 1989-08-24 MY MYPI89001162A patent/MY104177A/en unknown
- 1989-08-28 DE DE68926645T patent/DE68926645T2/de not_active Expired - Fee Related
- 1989-08-28 EP EP89115822A patent/EP0358077B1/en not_active Expired - Lifetime
- 1989-09-08 KR KR1019890013004A patent/KR0139540B1/ko not_active IP Right Cessation
- 1989-09-08 JP JP1231825A patent/JP2978510B2/ja not_active Expired - Lifetime
- 1989-09-08 CN CN89106991A patent/CN1016298B/zh not_active Expired
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103959449A (zh) * | 2011-11-21 | 2014-07-30 | 罗伯特·博世有限公司 | 用于接触半导体的方法和用于半导体的接触组件 |
CN103959449B (zh) * | 2011-11-21 | 2017-06-30 | 罗伯特·博世有限公司 | 用于接触半导体的方法和用于半导体的接触组件 |
CN103137506A (zh) * | 2011-11-25 | 2013-06-05 | 三菱电机株式会社 | 接合方法以及半导体装置的制造方法 |
US9087778B2 (en) | 2011-11-25 | 2015-07-21 | Mitsubishi Electric Corporation | Joining method and semiconductor device manufacturing method |
CN103137506B (zh) * | 2011-11-25 | 2016-02-10 | 三菱电机株式会社 | 接合方法以及半导体装置的制造方法 |
CN103887190A (zh) * | 2012-12-20 | 2014-06-25 | 英特赛尔美国有限公司 | 组件端子周边内具有周边凹部的引线框架 |
CN103887190B (zh) * | 2012-12-20 | 2018-07-31 | 英特赛尔美国有限公司 | 组件端子周边内具有周边凹部的引线框架 |
CN111316429A (zh) * | 2017-10-26 | 2020-06-19 | 新电元工业株式会社 | 半导体装置 |
CN114786858A (zh) * | 2019-12-17 | 2022-07-22 | Kme德国有限公司 | 用于制造焊料储存部的方法以及焊料储存部使得凹部(6)的入口的横断面积减小 |
CN113363228A (zh) * | 2020-03-06 | 2021-09-07 | 株式会社东芝 | 半导体装置 |
Also Published As
Publication number | Publication date |
---|---|
MY104177A (en) | 1994-02-28 |
DE68926645D1 (de) | 1996-07-18 |
DE68926645T2 (de) | 1997-01-16 |
KR0139540B1 (ko) | 1998-06-01 |
EP0358077A3 (en) | 1991-04-03 |
CN1016298B (zh) | 1992-04-15 |
US5001545A (en) | 1991-03-19 |
JPH02126659A (ja) | 1990-05-15 |
KR900005587A (ko) | 1990-04-14 |
EP0358077B1 (en) | 1996-06-12 |
JP2978510B2 (ja) | 1999-11-15 |
EP0358077A2 (en) | 1990-03-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1041067A (zh) | 为非平面型半导体器件形成顶部接触 | |
JP3256636B2 (ja) | 圧接型半導体装置 | |
US7888173B2 (en) | Semiconductor device manufacturing method | |
CN1204623C (zh) | 半导体装置 | |
CN100444371C (zh) | 功率半导体封装 | |
US6181007B1 (en) | Semiconductor device | |
US7535076B2 (en) | Power semiconductor device | |
CN1015585B (zh) | 半导体器件的自对准电极 | |
EP0532244A1 (en) | Semiconductor device | |
US9466542B2 (en) | Semiconductor device | |
US6452261B1 (en) | Flat semiconductor device and power converter employing the same | |
US5110761A (en) | Formed top contact for non-flat semiconductor devices | |
EP0418891B1 (en) | Moulded plastic power semiconductor device | |
EP0476661B1 (en) | Press-contact type semiconductor device | |
US5874774A (en) | Flat package semiconductor device | |
JP2001036002A (ja) | 半導体装置 | |
US4067041A (en) | Semiconductor device package and method of making same | |
US7253507B2 (en) | Semiconductor device | |
CN100583566C (zh) | 用于功率半导体模块中的接触设备的压力接触弹簧 | |
US11978683B2 (en) | Semiconductor apparatus | |
CN112928090A (zh) | 一种功率半导体芯片封装结构、封装方法及封装模块 | |
CN101621040B (zh) | 半导体装置 | |
US20020030276A1 (en) | Dimple array interconnect technique for semiconductor device | |
US5798287A (en) | Method for forming a power MOS device chip | |
JPH06120271A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C13 | Decision | ||
GR02 | Examined patent application | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C53 | Correction of patent of invention or patent application | ||
COR | Change of bibliographic data |
Free format text: CORRECT: PATENTEE; FROM: MOTOROLA INC. TO: MOTOROLA, INC. |
|
CP01 | Change in the name or title of a patent holder |
Patentee after: Motorola Inc. Patentee before: Motorola. Inc |
|
C53 | Correction of patent of invention or patent application | ||
COR | Change of bibliographic data |
Free format text: CORRECT: PATENTEE; FROM: MOTOROLA, INC. TO: SEMICONDUCTOR COMPONENT INDUSTRY CO., LTD |
|
CP03 | Change of name, title or address |
Address after: Arizona USA Patentee after: Semiconductor Components Industry, LLC Address before: Illinois Instrunment Patentee before: Motorola Inc. |
|
C15 | Extension of patent right duration from 15 to 20 years for appl. with date before 31.12.1992 and still valid on 11.12.2001 (patent law change 1993) | ||
OR01 | Other related matters | ||
C19 | Lapse of patent right due to non-payment of the annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |