CN103367219A - 带粘接膜的芯片的形成方法 - Google Patents
带粘接膜的芯片的形成方法 Download PDFInfo
- Publication number
- CN103367219A CN103367219A CN2013101104003A CN201310110400A CN103367219A CN 103367219 A CN103367219 A CN 103367219A CN 2013101104003 A CN2013101104003 A CN 2013101104003A CN 201310110400 A CN201310110400 A CN 201310110400A CN 103367219 A CN103367219 A CN 103367219A
- Authority
- CN
- China
- Prior art keywords
- adhesive film
- wafer
- chip
- starting point
- pasted
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 45
- 239000000853 adhesive Substances 0.000 title abstract 8
- 230000001070 adhesive effect Effects 0.000 title abstract 8
- 239000012528 membrane Substances 0.000 title abstract 8
- 239000002313 adhesive film Substances 0.000 claims description 110
- 235000012431 wafers Nutrition 0.000 claims description 93
- 238000005520 cutting process Methods 0.000 claims description 55
- 230000011218 segmentation Effects 0.000 claims description 46
- 230000015572 biosynthetic process Effects 0.000 claims description 36
- 238000000926 separation method Methods 0.000 abstract 2
- 239000004065 semiconductor Substances 0.000 description 5
- 238000002679 ablation Methods 0.000 description 4
- 238000006073 displacement reaction Methods 0.000 description 4
- 238000012423 maintenance Methods 0.000 description 4
- 238000005452 bending Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000008034 disappearance Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000003475 lamination Methods 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 229910017502 Nd:YVO4 Inorganic materials 0.000 description 1
- 229910009372 YVO4 Inorganic materials 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000003892 spreading Methods 0.000 description 1
- 239000012780 transparent material Substances 0.000 description 1
- 230000007306 turnover Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/18—Working by laser beam, e.g. welding, cutting or boring using absorbing layers on the workpiece, e.g. for marking or protecting purposes
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/36—Removing material
- B23K26/40—Removing material taking account of the properties of the material involved
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/50—Working by transmitting the laser beam through or within the workpiece
- B23K26/53—Working by transmitting the laser beam through or within the workpiece for modifying or reforming the material inside the workpiece, e.g. for producing break initiation cracks
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B28—WORKING CEMENT, CLAY, OR STONE
- B28D—WORKING STONE OR STONE-LIKE MATERIALS
- B28D5/00—Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor
- B28D5/0005—Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor by breaking, e.g. dicing
- B28D5/0011—Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor by breaking, e.g. dicing with preliminary treatment, e.g. weakening by scoring
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B28—WORKING CEMENT, CLAY, OR STONE
- B28D—WORKING STONE OR STONE-LIKE MATERIALS
- B28D5/00—Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor
- B28D5/0005—Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor by breaking, e.g. dicing
- B28D5/0052—Means for supporting or holding work during breaking
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67092—Apparatus for mechanical treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67132—Apparatus for placing on an insulating substrate, e.g. tape
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K2103/00—Materials to be soldered, welded or cut
- B23K2103/50—Inorganic material, e.g. metals, not provided for in B23K2103/02 – B23K2103/26
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
- H01L2221/68336—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding involving stretching of the auxiliary support post dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/6834—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to protect an active side of a device or wafer
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Mechanical Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Optics & Photonics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Plasma & Fusion (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Oil, Petroleum & Natural Gas (AREA)
- Chemical & Material Sciences (AREA)
- Dicing (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Die Bonding (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
Abstract
本发明提供带粘接膜的芯片的形成方法,对于用于形成在背面粘贴有粘接膜的芯片的带粘接膜的芯片的形成方法,针对粘接膜的断开,提供用于解决上述问题的技术。带粘接膜的芯片的形成方法具备:在实施了粘接膜分割槽形成步骤后,将扩张片粘贴到在晶片粘贴的粘接膜上的扩张片粘贴步骤;以及在实施了扩张片粘贴步骤后,通过使扩张片扩张来对晶片施加外力,将晶片和粘接膜分割成一个个芯片,形成多个在背面粘贴有粘接膜的带粘接膜的芯片的分割步骤。
Description
技术领域
本发明涉及用于形成在背面粘贴有粘接膜的芯片的带粘接膜的芯片的形成方法。
背景技术
以往,如专利文献1所述,已知在背面粘贴有粘接膜(粘结层)的半导体芯片的制造方法。粘接膜被称为DAF(Die Attach Film,芯片粘结薄膜),其用于晶片接合。
而且,如专利文献2所述,已知所谓的预切割法:沿着在形成有半导体元件的晶片上呈格子状配置的切割线,从半导体元件的形成面侧形成比完成时的芯片的厚度深的槽,然后磨削和研磨晶片的背面至完成时的芯片的厚度,将晶片分离成一个个芯片。
并且,如专利文献3所述,已知下述方法:对已经利用预切割法分割成芯片的晶片粘贴粘接膜,然后,通过在相邻的芯片之间向粘接膜照射激光束,从而使粘接膜断开。
另一方面,如专利文献4所述,已知下述方法:不利用激光束使粘接膜断开,而以分割装置撕裂粘接膜。
专利文献1:日本特开2000-182995号公报
专利文献2:日本特开平11-040520号公报
专利文献3:日本特开2002-118081号公报
专利文献4:日本特开2005-223283号公报
但是,如专利文献3所公开的,在对利用预分割法暂时分割成芯片的晶片粘贴粘接膜的方式中,担心在粘贴粘接膜时分割出的芯片移动,即发生所谓的芯片移位(dieshift)。而且,若发生这样的芯片移位,则在相邻的芯片间的间隙形成的应照射激光束的线不直(不是直线状)而弯曲,或者,根据情况不同芯片间的间隙会消失。
并且,若应照射激光束的线弯曲,则需要随着所述弯曲照射激光束,从而对激光束照射的控制变得非常难。而且,若芯片间的间隙消失,则不能进行激光束的照射。
另一方面,在专利文献4所公开的以分割装置撕裂粘接膜的方法中,例如,对于芯片尺寸在1mm见方以下的小芯片,在撕裂粘接膜的时候,存在着产生粘接膜未被断开的区域的危险。而且,由于被撕裂的粘接膜形成得比芯片大,所以存在着被撕裂的粘接膜的端部附着于芯片的侧面和表面,以后引起拾取不良和器件不良的危险。
发明内容
本发明正是鉴于上述问题点而完成的,其目的在于,对用于形成在背面粘贴有粘接膜的芯片的带粘接膜的芯片的形成方法,针对粘接膜的断开,提供用于解决上述问题的技术。
根据技术方案1所述的发明,提供一种带粘接膜的芯片的形成方法,其用于形成在背面粘贴有粘接膜的带粘接膜的芯片,所述带粘接膜的芯片的形成方法具备:分割起点形成步骤,在该分割起点形成步骤中,在设定有交叉的多条分割预定线的晶片形成沿着分割预定线的分割起点;粘接膜粘贴步骤,在该粘接膜粘贴步骤中,在实施了分割起点形成步骤后,将粘接膜粘贴至晶片的背面;粘接膜分割槽形成步骤,在该粘接膜分割槽形成步骤中,在实施了粘接膜粘贴步骤后,利用激光束的照射或切削刀具在粘接膜形成沿着分割预定线的分割槽;扩张片粘贴步骤,在该扩张片粘贴步骤中,在实施了粘接膜分割槽形成步骤后,将扩张片粘贴到在晶片粘贴的粘接膜上;以及分割步骤,在该分割步骤中,在实施了扩张片粘贴步骤后,通过使扩张片扩张来对晶片施加外力,将晶片和粘接膜分割成一个个芯片,而形成多个在背面粘贴有粘接膜的带粘接膜的芯片。
根据技术方案2所述的发明,提供一种带粘接膜芯片的形成方法,所述带粘接膜的芯片的形成方法还具备磨削步骤,在该磨削步骤中,在实施分割起点形成步骤前,磨削晶片的背面而形成圆形凹部,并且形成围绕所述圆形凹部的环状凸部。
根据本发明,当在晶片形成分割起点后,在将晶片分割成一个个芯片之前,在晶片的背面粘贴粘接膜。之后,在粘接膜形成沿着芯片间的间隙的分割槽,将晶片分割成一个个芯片。
根据该方法,在粘接膜的粘贴时,晶片未被分割,因此不会发生芯片移位,不会出现在芯片间的间隙形成的分割预定线弯曲和间隙消失的情况。并且,由于是形成沿着芯片间的间隙的分割槽来将晶片分割成一个个芯片,因此不会产生在撕裂粘接膜的方法中的不良情况。
附图说明
图1是示出作为加工对象的半导体晶片的立体图。
图2是用于实施磨削步骤的磨削单元的立体图。
图3是用于实施分割起点形成步骤的激光加工装置的立体图。
图4是激光束照射单元的框图。
图5的(A)是示出粘贴有保护带的晶片的剖视图。图5的(B)是示出构成有圆形凹部的晶片的剖视图。图5的(C)是示出形成有改性层的晶片的剖视图。图5的(D)是示出粘贴有粘接膜的晶片的剖视图。
图6是示出在粘接膜形成有分割槽的晶片的剖视图。
图7的(A)是示出粘贴有扩张片的晶片的剖视图。图7的(B)是示出除去保护带的晶片的剖视图。图7的(C)是示出在具有凸状上表面的卡盘工作台设置的晶片的剖视图。
图8的(A)是示出粘贴有扩张片的晶片的剖视图。图8的(B)是示出对扩张片进行扩张的情况的剖视图。图8的(C)是示出被分割成芯片的情况的剖视图。
图9的(A)是示出粘贴有扩张片的晶片的剖视图。图9的(B)是示出除去环状的外周剩余区域的情况的剖视图。图9的(C)是示出被分割成芯片的情况的剖视图。
标号说明
10:保护带;
30:粘接膜;
31:分割槽;
60:扩张片;
73:改性层;
74:改性层;
75:分割槽;
W:晶片;
Wa:表面;
Wb:背面;
Wc:圆形凹部;
Wd:环状凸部。
具体实施方式
以下,参照附图对本发明的实施方式进行详细地说明。参照图1,示出了作为加工对象的半导体晶片W(以下,也简记作“晶片W”)的表面侧立体图。在晶片W的表面,相互垂直地形成有第一分割预定线(间隔道)S1和第二分割预定线S2,并且在由第一分割预定线S1和第二分割预定线S2划分的多个区域分别形成有LSI(LargeScale Integration:大规模集成电路)等器件D。
以下按照顺序说明对这样的晶片W进行加工的本发明的实施方式。首先,在本实施方式中,详细来说,在实施后述的分割起点形成步骤之前,实施磨削步骤,在所述磨削步骤中,如图2所示,磨削晶片W的背面Wb而形成圆形凹部Wc,并且形成围绕圆形凹部Wc的环状凸部Wd。
图2示出用于实施磨削步骤的磨削单元11,所述磨削单元11构成为具有:主轴18,其以能够旋转的方式收纳于外壳12中;轮架13,其固定于主轴18的末端;磨削轮21,其螺纹紧固于轮架13并具有呈环状地配设的多个磨削磨具52;以及未图示的伺服马达,其用于驱动主轴18旋转。
在磨削单元11的下方配置有卡盘工作台35,并形成将晶片W抽吸保持在卡盘工作台35的状态。在该抽吸保持的上一阶段,为保护器件D而实施了在晶片W的表面Wa粘贴保护带10(图1、图5的(A))的保护带粘贴步骤。然后,以保护带10处于下侧的方式将晶片W保持于卡盘工作台35。
然后,一边使卡盘工作台35沿箭头37所示的方向以例如300rpm旋转,一边使磨削轮21沿箭头53所示的方向以例如6000rpm旋转,并且使磨削轮21的磨削磨具52与晶片W的背面接触。然后,以预定的磨削进给速度使磨削轮21向下方磨削进给预定量。
其结果为,如图2所示,在晶片W的背面磨削除去与形成有器件D的区域对应的器件区域17(参照图1)的背面而形成预定厚度(例如30μm)的圆形凹部Wc,并且留下与未形成有器件D的外周剩余区域19(参照图1)对应的区域而形成环状凸部(环状加强部)Wd。
接着,如图3所示,实施分割起点形成步骤,在该分割起点形成步骤中,在设定有交叉的多条分割预定线的晶片W形成沿着分割预定线的分割起点。在本实施方式中,采用激光加工装置20的激光束照射单元24,通过从聚光器28对晶片W的背面Wb照射激光束,从而形成分割起点。
如图4的框图所示,在激光束照射单元24的外壳26内配设有激光振荡构件34和激光束调制构件36。作为激光振荡构件34可以使用YAG激光振荡器或YVO4激光振荡器。激光束调制构件36构成为包括重复频率设定构件38、激光束脉冲宽度设定构件40和激光束波长设定构件42。
构成激光束调制构件36的重复频率设定构件38、激光束脉冲宽度设定构件40及激光束波长设定构件42为公知形式的结构,在本说明书中省略其详细的说明。
如图3所示,在以上的结构中,形成将晶片W隔着保护带10保持于激光加工装置20的卡盘工作台22的保持面的状态,并且通过使卡盘工作台22向X轴方向加工进给,从而沿分割预定线S1(图1)形成改性层。使卡盘工作台22沿Y轴方向分度进给,在全部的分割预定线S1形成改性层。然后,将卡盘工作台22旋转90度,同样地沿分割预定线S2(图1)形成改性层。
另外,在本实施方式中预先形成了圆形凹部Wc,因此通过在该圆形凹部Wc的范围内的分割预定线S1、S2(图1)形成改性层,能够防止环状凸部的强度降低。但是,也可以从晶片的外周缘的一端至另一端地沿分割预定线形成改性层。而且,为了检测在处于背面侧的位置配置的分割预定线并进行校准,可以考虑在激光束照射单元24具备具有红外线照相机的摄像单元29的结构、利用在由透明材料构成的卡盘工作台的保持面的下方配设的照相机隔着保持面拍摄晶片的背面的结构。
例如,如下所述地设定使用激光束的分割起点形成步骤中的加工条件。
光源:LD激发Q开关Nd:YVO4脉冲激光器
波长:1064nm
重复频率:100kHz
平均输出:1W
聚光点直径:
加工进给速度:100mm/秒
而且,在分割起点形成步骤中,除了利用改性层形成分割起点之外,也可以利用激光加工槽或由切削刀具形成的切削槽来形成分割起点。另外,在如上所述地形成改性层作为分割起点的情况下,能够减小分割预定线的宽度,能够提高芯片的获得个数,因此从这一观点出发,优选形成改性层作为分割起点。
在以上说明的阶段中,实施下述步骤:如图5的(A)所示,将保护带10粘贴到晶片W的表面Wa的保护带粘贴步骤;如图5的(B)所示,磨削晶片W的背面Wb形成圆形凹部Wc并且形成围绕圆形凹部Wc的环状凸部Wd的磨削步骤;如图5的(C)所示,在设定有交叉的多条分割预定线的晶片W形成沿分割预定线的分割起点(改性层73)的分割起点形成步骤。
接着,在实施了图5的(C)所示的分割起点形成步骤后,如图5的(D)所示,实施将粘接膜30粘贴至晶片W的背面Wb的粘接膜粘贴步骤。该粘接膜30被称为DAF(Die Attach Film,芯片粘结薄膜),用于晶片接合。
在本实施方式中,粘接膜30构成为用于收纳到在晶片W的背面Wb形成的圆形凹部Wc内(由环状凸部Wd包围的范围)的圆盘形状。而且,也可以构成为通过使粘接膜30的外周缘与环状凸部Wd的竖起部分(内周壁)接触而能够进行粘接膜30相对于晶片W的定位。
而且,例如,可以利用真空层压装置等公知的装置将该粘接膜30粘贴至晶片W的背面Wb(圆形凹部Wc的底面)。
这里,在实施了图5的(C)中的分割起点形成步骤的状态下,分割预定线处于未被完全切断的状态。即,处于未分割成一个个芯片的状态。因此,即使如图5的(D)所示地将粘接膜30粘贴到晶片W的背面Wb,也不会发生所谓的芯片移位即芯片移动。
接着,在实施图5的(D)所示的粘接膜粘贴步骤后,如图6所示,实施粘接膜分割槽形成步骤,在该粘接膜分割槽形成步骤中,利用激光束LB的照射在粘接膜30形成沿着分割预定线S1的分割槽31。
在图6所示的本实施方式中,利用由激光束LB实现的烧蚀加工,在晶片W保持于卡盘工作台44的状态下进行加工。从而成为下述状态:在卡盘工作台44的保持面44a隔着保护带10抽吸保持晶片W,并且在该晶片W的圆形凹部Wc粘贴有粘接膜30。
然后,对该粘接膜30照射激光束LB来形成沿着分割预定线S1的分割槽31。分割槽31除了是将粘接膜30完全切断的槽之外,也可以是不完全切断粘接膜30的半切槽。
另外,例如,如下所述地设定在粘接膜30形成分割槽31时的烧蚀加工的条件。
光源:LD激发Q开关Nd:YAG脉冲激光器
波长:355nm(YAG激光器的第三高频波)
输出:3~3.75W
重复频率:10kHz
加工进给速度:100~200mm/秒
而且,除了如本实施方式这样通过使用激光加工装置的烧蚀加工来实施粘接膜分割槽形成步骤之外,也可以利用切削装置形成分割槽31,所述切削装置利用旋转的切削刀具形成切削槽。在该情况下,根据切削刀具的刃厚度和种类,乃至粘接膜30的种类的不同,担心因切断粘接膜30而产生切削刀具的堵塞。在这样的情况下,优选使用激光加工装置。
在实施了图6所示的粘接膜分割槽形成步骤后,如图7的(A)所示,实施将扩张片60粘贴到在晶片W粘贴的粘接膜30上的扩张膜粘贴步骤。
在本实施方式中,使形成有分割槽31的粘接膜30处于上侧,使扩张片60从粘接膜30的上侧覆盖,使扩张片60粘贴到粘接膜30。另外,例如,可以利用真空层压装置等公知的装置将扩张片60粘贴到粘接膜30。
而且,扩张片60以堵塞圆环状的环状框架F的开口部的方式设置,形成将粘接膜30和晶片W隔着扩张片60固定于环状框架F的状态。
接着,如图7的(B)所示,实施从晶片W的表面Wa除去保护带10的保护带除去步骤。由此露出形成有器件的晶片W的表面Wa。
接着,如图7的(C)所示,实施保持步骤,在该保持步骤中,将固定于环状框架F的晶片W从图7的(B)所示的状态翻转,然后将固定于环状框架F的晶片W放置在卡盘工作台70,所述卡盘工作台70具有与晶片W的圆形凹部Wc的凹形状对应的凸状上表面72。
在本实施方式中,使用具有用于从下侧插入晶片W的圆形凹部Wc中的凸状上表面72的卡盘工作台70,使晶片W的背面Wb覆盖凸状上表面72,从而将晶片W保持在卡盘工作台70上。
如上所述地实施了扩张片粘贴步骤后,实施分割步骤,在该分割步骤中,如图8的(A)~(C)所示,使扩张片60扩张以对晶片W施加外力,从而将晶片W和粘接膜30分割成一个个芯片,形成多个在背面粘贴有粘接膜30的带粘接膜的芯片30A。
首先,如图8的(A)所示,对晶片W的外周剩余区域19照射激光束,并且使卡盘工作台70旋转,由此在外周剩余区域19形成圆形的改性层74。另外,改性层74优选设在环形凸部Wd的内周壁的延长线上。
接着,如图8的(B)所示,利用未图示的扩张装置,使扩张片60扩张。此时,对于晶片W,除了外周剩余区域19的改性层74,亦已通过图5的(C)所示的分割起点形成步骤形成了改性层73,而且,对于粘接膜30,通过图6所示的粘接膜分割槽形成步骤形成了分割槽31,因此,在改性层73、74发生断裂,如图8的(C)所示地分割出一个个芯片80、80。
而且,除了以图8的(A)~(C)所示的方式实施分割步骤,也可以以图9的(A)~(C)所示的方式实施分割步骤。
首先,如图9的(A)所示,通过对晶片W的外周剩余区域19进行由激光束实现的烧蚀加工(或,由切削刀具实现的切削加工),从而在外周剩余区域19形成圆形的分割槽75。另外,优选将分割槽75设于环状凸部Wd的内周壁的延长线上。
接着,如图9的(B)所示,将由分割槽75呈环状地分割开的晶片W的外周剩余区域19除去。
接着,如图9的(C)所示,利用未图示的扩张装置,使扩张片60扩张。此时,对于晶片W,已经通过图5的(C)所示的分割起点形成步骤形成了改性层73,而且,对于粘接膜30,通过图6所示的粘接膜分割槽形成步骤形成分割槽31,所以在改性层73的部位发生断裂,如图9的(C)所示地分割出一个个芯片80、80。
根据以上说明的实施方式,当在晶片W形成分割起点后,且在将晶片W分割成一个个芯片之前,在晶片W的背面粘贴粘接膜30。之后,在粘接膜30形成沿着芯片间的间隙的分割槽31并将晶片W分割成一个个芯片。
根据这样的方法,在粘接膜30的粘贴时,晶片W未被分割,因此不会发生芯片移位,不会出现在芯片间的间隙形成的分割预定线弯曲和间隙消失的情况。并且,由于是形成沿着芯片间的间隙的分割槽31并将晶片W分割成一个个芯片,因此不会发生在撕裂粘接膜30的方法中发生的不良情况。
并且,根据本实施例,能够实施适合于分割预定线狭窄的被加工物的操作的、使用激光束的改性层的形成。
而且,能够使在形成圆形凹部Wc时同时形成的环状凸部Wd作为外周加强部发挥作用,从而能够安全地进行对形成有分割起点的状态下的薄晶片W的处理。而且,通过在晶片W形成环状凸部Wd(外周加强部),即使在万一处理中产生了以分割起点为起点而使一部分芯片分割的情况,也不会产生在晶片W的表面粘贴的保护带10弯曲而对其他芯片的配置造成影响的情况,因此不会发生芯片移位。
而且,由于形成了分割槽31,所以不仅粘接膜30的分割变得容易,而且在整个区域都能够可靠地分割粘接膜30。特别对于薄且小的带粘接膜的芯片的形成和12英寸等大口径的晶片,都能够适当地实施本发明。
另一方面,作为用于降低薄晶片的处理风险(在处理时产生的破损等不良情况)的装置结构,可以考虑将分割起点形成用的激光加工装置或切削装置与磨削装置和带粘贴器内联连接的结构(将多个装置整合形成为一个装置的结构)。
在该情况下,对于用于形成分割起点的工艺(分割起点形成步骤),与其他工艺相比,需要较长时间。特别对于形成小芯片(极小芯片)的晶片,分割起点的数量和距离增加,因此用于形成所述分割起点的工艺需要较长时间,从而单位时间的UPH(Unit Per Hour:加工处理张数)变差。在晶片为大口径的情况下,分割起点的数量和距离进一步增加,因此UPH仍然进一步恶化。
因此,在采用内联连接的结构的情况下,用于形成分割起点的激光加工装置或切削装置的UPH与磨削装置和带粘贴器的UPH之间不能调和,增加了磨削装置和带粘贴器的不工作的时间,从而CoO(Cost Of Operation,操作成本)变差。
对于这一点,在本实施例中,不是简单地将晶片W薄化,而是通过在外周留有环状凸部Wd来提高晶片W的强度,降低处理风险,因此,在这里降低了CoO恶化的风险,而作为工艺整体,能够实现良好的CoO。
并且,在并非如上所述的内联的情况下,通过使分割起点形成用的激光加工装置或切削装置与磨削装置和带粘贴器分别单独地工作,能够使分割起点形成用的激光加工装置或切削装置的UPH不对磨削装置和带粘贴器的UPH造成影响,能够加工更多的晶片。
另外,在以上说明的实施例中,实施了用于形成圆形凹部和环状凸部的磨削步骤,但也可以实施不形成圆形凹部和环状凸部而将晶片整体地薄化的薄化步骤,然后,实施分割起点形成步骤、粘接膜粘贴步骤、粘接膜分割槽形成步骤、扩张片粘贴步骤、分割步骤。而且,也可以在实施分割起点形成步骤后实施用于薄化晶片的薄化步骤,接着实施粘接膜粘贴步骤、粘接膜分割槽形成步骤、扩张片粘贴步骤、分割步骤。
Claims (2)
1.一种带粘接膜的芯片的形成方法,所述带粘接膜的芯片的形成方法用于形成在背面粘贴有粘接膜的带粘接膜的芯片,所述带粘接膜的芯片的形成方法的特征在于,
所述带粘接膜的芯片的形成方法具备:
分割起点形成步骤,在该分割起点形成步骤中,在设定有交叉的多条分割预定线的晶片形成沿着所述分割预定线的分割起点;
粘接膜粘贴步骤,在该粘接膜粘贴步骤中,在实施了所述分割起点形成步骤后,将粘接膜粘贴至晶片的背面;
粘接膜分割槽形成步骤,在该粘接膜分割槽形成步骤中,在实施了所述粘接膜粘贴步骤后,利用激光束的照射或切削刀具在所述粘接膜形成沿着所述分割预定线的分割槽;
扩张片粘贴步骤,在该扩张片粘贴步骤中,在实施了所述粘接膜分割槽形成步骤后,将扩张片粘贴到在晶片粘贴的所述粘接膜上;以及
分割步骤,在该分割步骤中,在实施了所述扩张片粘贴步骤后,通过使所述扩张片扩张来对晶片施加外力,将晶片和所述粘接膜分割成一个个芯片,而形成多个在背面粘贴有粘接膜的带粘接膜的芯片。
2.根据权利要求1所述的带粘接膜的芯片的形成方法,其特征在于,
所述带粘接膜的芯片的形成方法还具备磨削步骤,在该磨削步骤中,在实施所述分割起点形成步骤前,磨削晶片的背面而形成圆形凹部,并且形成围绕所述圆形凹部的环状凸部。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012-083780 | 2012-04-02 | ||
JPJP2012-083780 | 2012-04-02 | ||
JP2012083780A JP6004705B2 (ja) | 2012-04-02 | 2012-04-02 | 接着フィルム付きチップの形成方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103367219A true CN103367219A (zh) | 2013-10-23 |
CN103367219B CN103367219B (zh) | 2017-04-19 |
Family
ID=49155005
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201310110400.3A Active CN103367219B (zh) | 2012-04-02 | 2013-04-01 | 带粘接膜的芯片的形成方法 |
Country Status (5)
Country | Link |
---|---|
JP (1) | JP6004705B2 (zh) |
KR (1) | KR101938426B1 (zh) |
CN (1) | CN103367219B (zh) |
DE (1) | DE102013205644A1 (zh) |
TW (1) | TWI606506B (zh) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20150130225A (ko) * | 2014-05-13 | 2015-11-23 | 가부시기가이샤 디스코 | 웨이퍼 가공 방법 |
CN108461396A (zh) * | 2017-01-23 | 2018-08-28 | 株式会社迪思科 | 光器件晶片的加工方法 |
US11276588B2 (en) * | 2019-10-30 | 2022-03-15 | Disco Corporation | Method of processing wafer |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6235396B2 (ja) * | 2014-03-28 | 2017-11-22 | 株式会社ディスコ | ウエーハの加工方法 |
JP6385131B2 (ja) * | 2014-05-13 | 2018-09-05 | 株式会社ディスコ | ウェーハの加工方法 |
DE102015100827B4 (de) | 2015-01-21 | 2024-10-02 | Infineon Technologies Ag | Verfahren zum Bearbeiten eines Halbleitersubstrats |
JP6482425B2 (ja) * | 2015-07-21 | 2019-03-13 | 株式会社ディスコ | ウエーハの薄化方法 |
JP2018014450A (ja) * | 2016-07-22 | 2018-01-25 | 株式会社ディスコ | ウェーハの加工方法 |
JP6956788B2 (ja) * | 2017-07-06 | 2021-11-02 | 東京エレクトロン株式会社 | 基板処理方法及び基板処理システム |
JP6918420B2 (ja) * | 2017-09-14 | 2021-08-11 | 株式会社ディスコ | ウェーハの加工方法 |
DE102019204457B4 (de) | 2019-03-29 | 2024-01-25 | Disco Corporation | Substratbearbeitungsverfahren |
JP7366490B2 (ja) | 2019-04-19 | 2023-10-23 | 株式会社ディスコ | チップの製造方法 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060040472A1 (en) * | 2004-08-17 | 2006-02-23 | Denso Corporation | Method for separating semiconductor substrate |
JP2009283925A (ja) * | 2008-04-22 | 2009-12-03 | Hitachi Chem Co Ltd | ダイシングテープ一体型接着シート、ダイシングテープ一体型接着シートの製造方法、及び半導体装置の製造方法 |
JP2011049431A (ja) * | 2009-08-28 | 2011-03-10 | Disco Abrasive Syst Ltd | ウエーハの加工方法 |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH1140520A (ja) | 1997-07-23 | 1999-02-12 | Toshiba Corp | ウェーハの分割方法及び半導体装置の製造方法 |
JP2000182995A (ja) | 1998-12-14 | 2000-06-30 | Mitsumi Electric Co Ltd | 半導体装置の製造方法 |
US6668349B1 (en) * | 2000-04-14 | 2003-12-23 | Hitachi, Ltd. | Data recording/readback method and data recording/readback device for the same |
JP4109823B2 (ja) | 2000-10-10 | 2008-07-02 | 株式会社東芝 | 半導体装置の製造方法 |
JP4509720B2 (ja) * | 2002-03-12 | 2010-07-21 | 浜松ホトニクス株式会社 | レーザ加工方法 |
JP2005223283A (ja) | 2004-02-09 | 2005-08-18 | Disco Abrasive Syst Ltd | ウエーハの分割方法 |
JP2005332982A (ja) * | 2004-05-20 | 2005-12-02 | Renesas Technology Corp | 半導体装置の製造方法 |
JP2006086509A (ja) * | 2004-08-17 | 2006-03-30 | Denso Corp | 半導体基板の分断方法 |
JP4754278B2 (ja) * | 2005-06-23 | 2011-08-24 | リンテック株式会社 | チップ体の製造方法 |
JP2008028325A (ja) * | 2006-07-25 | 2008-02-07 | Renesas Technology Corp | 半導体装置の製造方法 |
JP5451335B2 (ja) * | 2009-11-20 | 2014-03-26 | リンテック株式会社 | マウント装置およびマウント方法 |
-
2012
- 2012-04-02 JP JP2012083780A patent/JP6004705B2/ja active Active
-
2013
- 2013-03-14 TW TW102109042A patent/TWI606506B/zh active
- 2013-03-28 DE DE201310205644 patent/DE102013205644A1/de active Granted
- 2013-03-29 KR KR1020130034420A patent/KR101938426B1/ko active IP Right Grant
- 2013-04-01 CN CN201310110400.3A patent/CN103367219B/zh active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060040472A1 (en) * | 2004-08-17 | 2006-02-23 | Denso Corporation | Method for separating semiconductor substrate |
JP2009283925A (ja) * | 2008-04-22 | 2009-12-03 | Hitachi Chem Co Ltd | ダイシングテープ一体型接着シート、ダイシングテープ一体型接着シートの製造方法、及び半導体装置の製造方法 |
JP2011049431A (ja) * | 2009-08-28 | 2011-03-10 | Disco Abrasive Syst Ltd | ウエーハの加工方法 |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20150130225A (ko) * | 2014-05-13 | 2015-11-23 | 가부시기가이샤 디스코 | 웨이퍼 가공 방법 |
CN105097482A (zh) * | 2014-05-13 | 2015-11-25 | 株式会社迪思科 | 晶片的加工方法 |
CN108461396A (zh) * | 2017-01-23 | 2018-08-28 | 株式会社迪思科 | 光器件晶片的加工方法 |
CN108461396B (zh) * | 2017-01-23 | 2023-06-16 | 株式会社迪思科 | 光器件晶片的加工方法 |
US11276588B2 (en) * | 2019-10-30 | 2022-03-15 | Disco Corporation | Method of processing wafer |
Also Published As
Publication number | Publication date |
---|---|
DE102013205644A1 (de) | 2013-10-02 |
JP6004705B2 (ja) | 2016-10-12 |
KR20130111994A (ko) | 2013-10-11 |
CN103367219B (zh) | 2017-04-19 |
TWI606506B (zh) | 2017-11-21 |
KR101938426B1 (ko) | 2019-01-14 |
TW201349319A (zh) | 2013-12-01 |
JP2013214600A (ja) | 2013-10-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103367219A (zh) | 带粘接膜的芯片的形成方法 | |
KR102096674B1 (ko) | 웨이퍼 가공 방법 | |
US7550367B2 (en) | Method for separating semiconductor substrate | |
CN102201502B (zh) | 光器件晶片的加工方法 | |
CN101026126B (zh) | 半导体芯片制造方法 | |
CN102097310B (zh) | 光器件晶片的加工方法 | |
CN102237452B (zh) | 光器件晶片的加工方法和激光加工装置 | |
CN103107078A (zh) | 光器件晶片的加工方法 | |
CN105304561A (zh) | 晶片的加工方法 | |
CN100528451C (zh) | 用于晶圆的激光处理的方法 | |
CN102097372B (zh) | 晶片的加工方法 | |
CN101447411B (zh) | 晶片背面安装的粘接薄膜的断开方法和粘接薄膜 | |
CN104690429B (zh) | 光器件晶片的加工方法 | |
JP2007158108A (ja) | ウエーハの分割方法 | |
JP2006229021A (ja) | ウエーハの分割方法 | |
CN1964018A (zh) | 半导体器件的制造方法 | |
KR102379114B1 (ko) | 디바이스 칩의 제조 방법 | |
CN102403204A (zh) | 晶片的加工方法 | |
JP2005109432A (ja) | Iii族窒化物系化合物半導体素子の製造方法 | |
CN111451646A (zh) | 一种晶圆激光隐形切割的加工工艺 | |
JP5561666B2 (ja) | 基板スライス方法 | |
JP2006245209A (ja) | 半導体チップの製造方法 | |
CN102130222A (zh) | 光器件的制造方法 | |
JP5888870B2 (ja) | ウエーハの分割方法 | |
CN107919432A (zh) | 发光二极管芯片的制造方法和发光二极管芯片 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |