CN100479058C - 锁存电路和包括该电路的同步存储器 - Google Patents
锁存电路和包括该电路的同步存储器 Download PDFInfo
- Publication number
- CN100479058C CN100479058C CNB2004100962493A CN200410096249A CN100479058C CN 100479058 C CN100479058 C CN 100479058C CN B2004100962493 A CNB2004100962493 A CN B2004100962493A CN 200410096249 A CN200410096249 A CN 200410096249A CN 100479058 C CN100479058 C CN 100479058C
- Authority
- CN
- China
- Prior art keywords
- signal
- circuit
- latch cicuit
- latch
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/109—Control signal input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4076—Timing circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4096—Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1066—Output synchronization
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
- G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/06—Address interface arrangements, e.g. address buffers
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Databases & Information Systems (AREA)
- Dram (AREA)
Abstract
Description
Claims (14)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003393386A JP4632114B2 (ja) | 2003-11-25 | 2003-11-25 | 半導体集積回路装置 |
JP2003393386 | 2003-11-25 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1627441A CN1627441A (zh) | 2005-06-15 |
CN100479058C true CN100479058C (zh) | 2009-04-15 |
Family
ID=34696768
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2004100962493A Expired - Fee Related CN100479058C (zh) | 2003-11-25 | 2004-11-25 | 锁存电路和包括该电路的同步存储器 |
Country Status (4)
Country | Link |
---|---|
US (1) | US7113446B2 (zh) |
JP (1) | JP4632114B2 (zh) |
CN (1) | CN100479058C (zh) |
TW (1) | TWI251237B (zh) |
Families Citing this family (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100632611B1 (ko) | 2004-11-15 | 2006-10-09 | 주식회사 하이닉스반도체 | 반도체 메모리 장치의 명령 디코더 |
US20060117201A1 (en) * | 2004-11-30 | 2006-06-01 | Infineon Technologies North America Corp. | Variable pipeline circuit |
KR100588593B1 (ko) * | 2005-06-09 | 2006-06-14 | 삼성전자주식회사 | 레지스터형 메모리 모듈 및 그 제어방법 |
KR100674981B1 (ko) * | 2005-07-02 | 2007-01-29 | 삼성전자주식회사 | 칼럼선택 라인을 개선한 반도체 메모리 장치 및 그구동방법 |
US7738307B2 (en) * | 2005-09-29 | 2010-06-15 | Hynix Semiconductor, Inc. | Data transmission device in semiconductor memory device |
KR100753036B1 (ko) | 2005-09-29 | 2007-08-30 | 주식회사 하이닉스반도체 | 펄스 제어 장치 |
KR100656432B1 (ko) * | 2005-11-09 | 2006-12-11 | 주식회사 하이닉스반도체 | 반도체 메모리의 컬럼 선택신호 제어장치 및 방법 |
KR100659159B1 (ko) * | 2005-12-07 | 2006-12-19 | 삼성전자주식회사 | 메모리 모듈 |
KR100753412B1 (ko) | 2006-01-13 | 2007-08-30 | 주식회사 하이닉스반도체 | 반도체 메모리 장치의 커맨드 디코더 회로 |
US7355920B2 (en) * | 2006-02-16 | 2008-04-08 | Micron Technology, Inc. | Write latency tracking using a delay lock loop in a synchronous DRAM |
US7362651B2 (en) * | 2006-05-12 | 2008-04-22 | International Business Machines Corporation | Using common mode differential data signals of DDR2 SDRAM for control signal transmission |
CN102057436A (zh) * | 2008-06-12 | 2011-05-11 | 松下电器产业株式会社 | 半导体存储装置、半导体装置及光盘再生装置 |
JP5146284B2 (ja) | 2008-11-27 | 2013-02-20 | 株式会社リコー | データ転送装置及びデータ転送方法 |
KR101009336B1 (ko) * | 2008-12-31 | 2011-01-19 | 주식회사 하이닉스반도체 | 반도체 메모리 장치 및 그 구동 방법 |
TWI401695B (zh) * | 2009-01-23 | 2013-07-11 | Nanya Technology Corp | 訊號調整系統與訊號調整方法 |
US8432195B2 (en) | 2010-11-05 | 2013-04-30 | Qualcomm Incorporated | Latch circuits with synchronous data loading and self-timed asynchronous data capture |
JP2012226800A (ja) * | 2011-04-19 | 2012-11-15 | Elpida Memory Inc | 半導体装置及びその制御方法並びに情報処理システム |
CN102881318B (zh) * | 2011-07-13 | 2015-02-18 | 苏州雄立科技有限公司 | 一种应用于静态随机存储器中的灵敏放大器 |
CN103632708B (zh) * | 2012-08-28 | 2016-08-10 | 珠海全志科技股份有限公司 | 同步动态随机存储器的自刷新控制装置及方法 |
US9159391B1 (en) | 2012-12-13 | 2015-10-13 | Gsi Technology, Inc. | Systems and methods of double/quad data rate memory involving input latching, self-timing and/or other features |
US9431079B1 (en) * | 2012-12-13 | 2016-08-30 | Gsi Technology, Inc. | Systems and methods of memory and memory operation involving input latching, self-timing and/or other features |
KR102311512B1 (ko) * | 2015-08-21 | 2021-10-13 | 에스케이하이닉스 주식회사 | 반도체 장치 |
US9754650B2 (en) * | 2015-10-20 | 2017-09-05 | Samsung Electronics Co., Ltd. | Memory device and system supporting command bus training, and operating method thereof |
US9959918B2 (en) | 2015-10-20 | 2018-05-01 | Samsung Electronics Co., Ltd. | Memory device and system supporting command bus training, and operating method thereof |
CN106569921B (zh) * | 2016-10-17 | 2019-01-08 | 国家电网公司 | 一种双芯智能电能表的计量芯时钟处理方法及装置 |
KR20190046491A (ko) * | 2017-10-26 | 2019-05-07 | 삼성전자주식회사 | 반도체 메모리, 반도체 메모리를 포함하는 메모리 시스템, 그리고 반도체 메모리의 동작 방법 |
KR102687581B1 (ko) * | 2018-12-31 | 2024-07-24 | 에스케이하이닉스 주식회사 | 클럭 생성 회로 및 이를 포함하는 메모리 장치 |
KR20230117999A (ko) | 2022-02-03 | 2023-08-10 | 에스케이하이닉스 주식회사 | 프리차지동작을 수행하기 위한 전자장치 |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3315501B2 (ja) * | 1993-11-19 | 2002-08-19 | 株式会社日立製作所 | 半導体記憶装置 |
JP2742220B2 (ja) * | 1994-09-09 | 1998-04-22 | 松下電器産業株式会社 | 半導体記憶装置 |
JPH1074386A (ja) * | 1996-08-30 | 1998-03-17 | Hitachi Ltd | 半導体記憶装置及びデータ処理装置 |
JP3903588B2 (ja) * | 1997-07-31 | 2007-04-11 | ソニー株式会社 | 信号変化検出回路 |
JP3982934B2 (ja) * | 1998-01-21 | 2007-09-26 | 富士通株式会社 | 入力回路および該入力回路を有する半導体集積回路 |
JP4017248B2 (ja) * | 1998-04-10 | 2007-12-05 | 株式会社日立製作所 | 半導体装置 |
KR100272167B1 (ko) * | 1998-07-13 | 2000-11-15 | 윤종용 | 동기식 반도체 메모리 장치의 기준 신호 발생 회로 |
JP3953206B2 (ja) * | 1998-09-24 | 2007-08-08 | 富士通株式会社 | 高速クロックに対応可能な入力バッファを持つ集積回路装置 |
JP2000311486A (ja) * | 1999-02-24 | 2000-11-07 | Matsushita Electric Ind Co Ltd | 半導体記憶装置 |
JP2000357390A (ja) * | 1999-06-11 | 2000-12-26 | Hitachi Ltd | パルス発生回路 |
KR100350766B1 (ko) * | 1999-11-22 | 2002-08-28 | 주식회사 하이닉스반도체 | 펄스 발생기 |
JP2001155483A (ja) * | 1999-11-30 | 2001-06-08 | Mitsubishi Electric Corp | 半導体記憶装置 |
JP4011833B2 (ja) * | 2000-06-30 | 2007-11-21 | 株式会社東芝 | 半導体メモリ |
JP2002245778A (ja) * | 2001-02-16 | 2002-08-30 | Fujitsu Ltd | 半導体装置 |
JP4726334B2 (ja) * | 2001-06-13 | 2011-07-20 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
KR100422572B1 (ko) * | 2001-06-30 | 2004-03-12 | 주식회사 하이닉스반도체 | 레지스터 제어 지연고정루프 및 그를 구비한 반도체 소자 |
JP3773863B2 (ja) * | 2001-07-19 | 2006-05-10 | 三菱電機株式会社 | 半導体装置 |
JP4308461B2 (ja) * | 2001-10-05 | 2009-08-05 | ラムバス・インコーポレーテッド | 半導体記憶装置 |
-
2003
- 2003-11-25 JP JP2003393386A patent/JP4632114B2/ja not_active Expired - Fee Related
-
2004
- 2004-11-23 TW TW093135960A patent/TWI251237B/zh not_active IP Right Cessation
- 2004-11-24 US US10/995,528 patent/US7113446B2/en not_active Expired - Fee Related
- 2004-11-25 CN CNB2004100962493A patent/CN100479058C/zh not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US7113446B2 (en) | 2006-09-26 |
TW200529231A (en) | 2005-09-01 |
JP4632114B2 (ja) | 2011-02-16 |
US20050141333A1 (en) | 2005-06-30 |
CN1627441A (zh) | 2005-06-15 |
TWI251237B (en) | 2006-03-11 |
JP2005158127A (ja) | 2005-06-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100479058C (zh) | 锁存电路和包括该电路的同步存储器 | |
US6801460B2 (en) | Semiconductor memory device suppressing peak current | |
US6862247B2 (en) | Pseudo-static synchronous semiconductor memory device | |
US6954384B2 (en) | Semiconductor device | |
US20190317545A1 (en) | Apparatuses and methods for providing internal memory commands and control signals in semiconductor memories | |
KR100277316B1 (ko) | 복수의 메모리 블록이 중심을 포위하도록 배치되는고속 동작이 가능한 반도체 기억 장치 | |
US8654557B2 (en) | Semiconductor memory device, information processing system including the same, and controller | |
JP2000156079A (ja) | マルチバンク構造を有する半導体メモリ装置 | |
US6456563B1 (en) | Semiconductor memory device that operates in sychronization with a clock signal | |
KR20200119613A (ko) | 반도체 메모리 장치 및 그의 동작 방법 | |
US20100110747A1 (en) | Semiconductor memory device | |
KR100405582B1 (ko) | 동기형 반도체 기억 장치 | |
KR100728927B1 (ko) | 반도체집적회로장치 | |
US11043255B2 (en) | Memory device with improved writing features | |
CN100433186C (zh) | 半导体存储器 | |
US7668032B2 (en) | Refresh operation of memory device | |
JP4099499B2 (ja) | 半導体装置 | |
JP2000339957A (ja) | 半導体記憶装置 | |
US6744690B1 (en) | Asynchronous input data path technique for increasing speed and reducing latency in integrated circuit devices incorporating dynamic random access memory (DRAM) arrays and embedded DRAM | |
KR100351446B1 (ko) | 동기식 디램 | |
Kyung et al. | A 800Mb/s/pin 2Gb DDR2 SDRAM using an 80nm Triple Metal Technology | |
JP3416712B2 (ja) | 同期型半導体記憶装置 | |
JP2001014894A (ja) | 半導体記憶装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: PS4 LASCO CO., LTD. Free format text: FORMER OWNER: NIHITATSU MEMORY CO., LTD. Effective date: 20130830 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20130830 Address after: Luxemburg Luxemburg Patentee after: ELPIDA MEMORY INC. Address before: Tokyo, Japan Patentee before: Nihitatsu Memory Co., Ltd. |
|
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20090415 Termination date: 20151125 |