CN100386875C - 半导体器件 - Google Patents
半导体器件 Download PDFInfo
- Publication number
- CN100386875C CN100386875C CNB2004100851876A CN200410085187A CN100386875C CN 100386875 C CN100386875 C CN 100386875C CN B2004100851876 A CNB2004100851876 A CN B2004100851876A CN 200410085187 A CN200410085187 A CN 200410085187A CN 100386875 C CN100386875 C CN 100386875C
- Authority
- CN
- China
- Prior art keywords
- columnar electrode
- semiconductor device
- potting resin
- solder ball
- electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0501—Shape
- H01L2224/05016—Shape in side view
- H01L2224/05017—Shape in side view comprising protrusions or indentations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
- H01L2224/05558—Shape in side view conformal layer on a patterned surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/1147—Manufacturing methods using a lift-off mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1301—Shape
- H01L2224/13016—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1301—Shape
- H01L2224/13016—Shape in side view
- H01L2224/13017—Shape in side view being non uniform along the bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13022—Disposition the bump connector being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13075—Plural core members
- H01L2224/1308—Plural core members being stacked
- H01L2224/13082—Two-layer arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13155—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/1357—Single coating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/13599—Material
- H01L2224/136—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/1401—Structure
- H01L2224/1403—Bump connectors having different sizes, e.g. different diameters, heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01009—Fluorine [F]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01024—Chromium [Cr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30105—Capacitance
Abstract
Description
Claims (8)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004142765 | 2004-05-12 | ||
JP2004142765A JP4119866B2 (ja) | 2004-05-12 | 2004-05-12 | 半導体装置 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2007101823218A Division CN100521125C (zh) | 2004-05-12 | 2004-09-30 | 制造半导体器件的方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1697148A CN1697148A (zh) | 2005-11-16 |
CN100386875C true CN100386875C (zh) | 2008-05-07 |
Family
ID=35308638
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2004100851876A Expired - Fee Related CN100386875C (zh) | 2004-05-12 | 2004-09-30 | 半导体器件 |
CNB2007101823218A Expired - Fee Related CN100521125C (zh) | 2004-05-12 | 2004-09-30 | 制造半导体器件的方法 |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2007101823218A Expired - Fee Related CN100521125C (zh) | 2004-05-12 | 2004-09-30 | 制造半导体器件的方法 |
Country Status (5)
Country | Link |
---|---|
US (2) | US7122897B2 (zh) |
JP (1) | JP4119866B2 (zh) |
KR (1) | KR100625632B1 (zh) |
CN (2) | CN100386875C (zh) |
TW (1) | TWI238477B (zh) |
Families Citing this family (102)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6642136B1 (en) | 2001-09-17 | 2003-11-04 | Megic Corporation | Method of making a low fabrication cost, high performance, high reliability chip scale package |
US8021976B2 (en) | 2002-10-15 | 2011-09-20 | Megica Corporation | Method of wire bonding over active area of a semiconductor circuit |
US6815324B2 (en) | 2001-02-15 | 2004-11-09 | Megic Corporation | Reliable metal bumps on top of I/O pads after removal of test probe marks |
TWI313507B (en) * | 2002-10-25 | 2009-08-11 | Megica Corporatio | Method for assembling chips |
US6818545B2 (en) | 2001-03-05 | 2004-11-16 | Megic Corporation | Low fabrication cost, fine pitch and high reliability solder bump |
US7902679B2 (en) | 2001-03-05 | 2011-03-08 | Megica Corporation | Structure and manufacturing method of a chip scale package with low fabrication cost, fine pitch and high reliability solder bump |
US7099293B2 (en) | 2002-05-01 | 2006-08-29 | Stmicroelectronics, Inc. | Buffer-less de-skewing for symbol combination in a CDMA demodulator |
TWI245402B (en) | 2002-01-07 | 2005-12-11 | Megic Corp | Rod soldering structure and manufacturing process thereof |
JP3772983B2 (ja) * | 2003-03-13 | 2006-05-10 | セイコーエプソン株式会社 | 電子装置の製造方法 |
US8067837B2 (en) | 2004-09-20 | 2011-11-29 | Megica Corporation | Metallization structure over passivation layer for IC chip |
US8294279B2 (en) | 2005-01-25 | 2012-10-23 | Megica Corporation | Chip package with dam bar restricting flow of underfill |
US20060223313A1 (en) * | 2005-04-01 | 2006-10-05 | Agency For Science, Technology And Research | Copper interconnect post for connecting a semiconductor chip to a substrate and method of fabricating the same |
US7400470B2 (en) * | 2005-04-21 | 2008-07-15 | Hitachi Global Storage Technologies Netherlands B.V. | Head gimbal assembly and magnetic disk drive with specific solder ball or slider pad and electrode stud dimensioning to produce reliable solder ball connection using laser energy |
US7786592B2 (en) | 2005-06-14 | 2010-08-31 | John Trezza | Chip capacitive coupling |
US7969015B2 (en) | 2005-06-14 | 2011-06-28 | Cufer Asset Ltd. L.L.C. | Inverse chip connector |
US8456015B2 (en) | 2005-06-14 | 2013-06-04 | Cufer Asset Ltd. L.L.C. | Triaxial through-chip connection |
US7781886B2 (en) | 2005-06-14 | 2010-08-24 | John Trezza | Electronic chip contact structure |
US7560813B2 (en) | 2005-06-14 | 2009-07-14 | John Trezza | Chip-based thermo-stack |
US7767493B2 (en) | 2005-06-14 | 2010-08-03 | John Trezza | Post & penetration interconnection |
US7851348B2 (en) | 2005-06-14 | 2010-12-14 | Abhay Misra | Routingless chip architecture |
US7838997B2 (en) | 2005-06-14 | 2010-11-23 | John Trezza | Remote chip attachment |
US7687400B2 (en) | 2005-06-14 | 2010-03-30 | John Trezza | Side stacking apparatus and method |
JP2007048887A (ja) * | 2005-08-09 | 2007-02-22 | Seiko Epson Corp | 半導体装置およびその製造方法 |
US8039956B2 (en) * | 2005-08-22 | 2011-10-18 | Texas Instruments Incorporated | High current semiconductor device system having low resistance and inductance |
US7335536B2 (en) | 2005-09-01 | 2008-02-26 | Texas Instruments Incorporated | Method for fabricating low resistance, low inductance interconnections in high current semiconductor devices |
JP5173214B2 (ja) * | 2006-03-17 | 2013-04-03 | パナソニック株式会社 | 導電性樹脂組成物とこれを用いた電極間の接続方法及び電子部品と回路基板の電気接続方法 |
JP5107529B2 (ja) * | 2006-05-09 | 2012-12-26 | ラピスセミコンダクタ株式会社 | 半導体装置及びその製造方法 |
US7687397B2 (en) | 2006-06-06 | 2010-03-30 | John Trezza | Front-end processed wafer having through-chip connections |
US20070284420A1 (en) * | 2006-06-13 | 2007-12-13 | Advanpack Solutions Pte Ltd | Integrated circuit chip formed on substrate |
DE102006028811A1 (de) * | 2006-06-21 | 2007-12-27 | Qimonda Ag | Verfahren zum Aufbringen von Lot auf Umverdrahtungsleitungen |
US7538021B2 (en) * | 2006-09-20 | 2009-05-26 | Intel Corporation | Removing dry film resist residues using hydrolyzable membranes |
JP4222400B2 (ja) | 2006-09-26 | 2009-02-12 | カシオ計算機株式会社 | 半導体装置の製造方法 |
US7600667B2 (en) * | 2006-09-29 | 2009-10-13 | Intel Corporation | Method of assembling carbon nanotube reinforced solder caps |
US7700475B1 (en) | 2006-10-05 | 2010-04-20 | Marvell International Ltd. | Pillar structure on bump pad |
JP4922891B2 (ja) | 2006-11-08 | 2012-04-25 | 株式会社テラミクロス | 半導体装置およびその製造方法 |
US8749065B2 (en) * | 2007-01-25 | 2014-06-10 | Tera Probe, Inc. | Semiconductor device comprising electromigration prevention film and manufacturing method thereof |
US7670874B2 (en) | 2007-02-16 | 2010-03-02 | John Trezza | Plated pillar package formation |
EP1978559A3 (en) * | 2007-04-06 | 2013-08-28 | Hitachi, Ltd. | Semiconductor device |
SG152101A1 (en) * | 2007-11-06 | 2009-05-29 | Agency Science Tech & Res | An interconnect structure and a method of fabricating the same |
US20090127695A1 (en) * | 2007-11-19 | 2009-05-21 | Patrick Kim | Surface mount package with enhanced strength solder joint |
US7952207B2 (en) * | 2007-12-05 | 2011-05-31 | International Business Machines Corporation | Flip-chip assembly with organic chip carrier having mushroom-plated solder resist opening |
US20090279275A1 (en) * | 2008-05-09 | 2009-11-12 | Stephen Peter Ayotte | Method of attaching an integrated circuit chip to a module |
JP5337404B2 (ja) * | 2008-05-21 | 2013-11-06 | ローム株式会社 | 半導体装置および半導体装置の製造方法 |
US20100032194A1 (en) * | 2008-08-08 | 2010-02-11 | Ibiden Co., Ltd. | Printed wiring board, manufacturing method for printed wiring board and electronic device |
DE102009010885B4 (de) * | 2009-02-27 | 2014-12-31 | Advanced Micro Devices, Inc. | Metallisierungssystem eines Halbleiterbauelements mit Metallsäulen mit einem kleineren Durchmesser an der Unterseite und Herstellungsverfahren dafür |
TWI445147B (zh) * | 2009-10-14 | 2014-07-11 | Advanced Semiconductor Eng | 半導體元件 |
JP2011108733A (ja) * | 2009-11-13 | 2011-06-02 | Casio Computer Co Ltd | 半導体装置及びその製造方法 |
US9142533B2 (en) | 2010-05-20 | 2015-09-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate interconnections having different sizes |
CN203242609U (zh) * | 2010-06-02 | 2013-10-16 | 株式会社村田制作所 | Esd保护装置 |
US20110299259A1 (en) * | 2010-06-04 | 2011-12-08 | Yu-Ling Hsieh | Circuit board with conductor post structure |
CN203536403U (zh) | 2010-08-18 | 2014-04-09 | 株式会社村田制作所 | Esd保护器件 |
TWI478303B (zh) * | 2010-09-27 | 2015-03-21 | Advanced Semiconductor Eng | 具有金屬柱之晶片及具有金屬柱之晶片之封裝結構 |
KR101695353B1 (ko) * | 2010-10-06 | 2017-01-11 | 삼성전자 주식회사 | 반도체 패키지 및 반도체 패키지 모듈 |
JP5503590B2 (ja) * | 2011-04-28 | 2014-05-28 | ラピスセミコンダクタ株式会社 | 半導体装置 |
US8823165B2 (en) | 2011-07-12 | 2014-09-02 | Invensas Corporation | Memory module in a package |
US9184144B2 (en) | 2011-07-21 | 2015-11-10 | Qualcomm Incorporated | Interconnect pillars with directed compliance geometry |
US8610260B2 (en) | 2011-10-03 | 2013-12-17 | Invensas Corporation | Stub minimization for assemblies without wirebonds to package substrate |
KR101894825B1 (ko) | 2011-10-03 | 2018-10-04 | 인벤사스 코포레이션 | 평행한 윈도우를 갖는 다중-다이 와이어 본드 어셈블리를 위한 스터브 최소화 |
JP5947904B2 (ja) | 2011-10-03 | 2016-07-06 | インヴェンサス・コーポレイション | 直交するウインドウを有するマルチダイ・ワイヤボンド・アセンブリのためのスタブ最小化 |
US8659140B2 (en) | 2011-10-03 | 2014-02-25 | Invensas Corporation | Stub minimization using duplicate sets of signal terminals in assemblies without wirebonds to package substrate |
US8405207B1 (en) | 2011-10-03 | 2013-03-26 | Invensas Corporation | Stub minimization for wirebond assemblies without windows |
US8513813B2 (en) | 2011-10-03 | 2013-08-20 | Invensas Corporation | Stub minimization using duplicate sets of terminals for wirebond assemblies without windows |
KR101932665B1 (ko) * | 2011-10-10 | 2018-12-27 | 삼성전자 주식회사 | 반도체 패키지 |
US9425136B2 (en) | 2012-04-17 | 2016-08-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Conical-shaped or tier-shaped pillar connections |
US9299674B2 (en) | 2012-04-18 | 2016-03-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump-on-trace interconnect |
JP6006523B2 (ja) * | 2012-04-27 | 2016-10-12 | 新光電気工業株式会社 | 接続構造体、配線基板ユニット、電子回路部品ユニット、及び電子装置 |
US9368477B2 (en) | 2012-08-27 | 2016-06-14 | Invensas Corporation | Co-support circuit panel and microelectronic packages |
US9111817B2 (en) | 2012-09-18 | 2015-08-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump structure and method of forming same |
US9287245B2 (en) * | 2012-11-07 | 2016-03-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Contoured package-on-package joint |
US9293338B2 (en) | 2012-11-08 | 2016-03-22 | Nantong Fujitsu Microelectronics Co., Ltd. | Semiconductor packaging structure and method |
CN102915981B (zh) * | 2012-11-08 | 2016-02-03 | 南通富士通微电子股份有限公司 | 半导体器件及其封装方法 |
US9620468B2 (en) * | 2012-11-08 | 2017-04-11 | Tongfu Microelectronics Co., Ltd. | Semiconductor packaging structure and method for forming the same |
CN102931097B (zh) * | 2012-11-08 | 2016-11-23 | 南通富士通微电子股份有限公司 | 半导体封装结构的形成方法 |
CN102915978B (zh) * | 2012-11-08 | 2016-02-03 | 南通富士通微电子股份有限公司 | 半导体封装结构 |
US9343419B2 (en) * | 2012-12-14 | 2016-05-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump structures for semiconductor package |
JP5862584B2 (ja) * | 2013-03-08 | 2016-02-16 | 株式会社村田製作所 | モジュールおよびこのモジュールの製造方法ならびにこのモジュールを備える電子装置 |
US9070423B2 (en) | 2013-06-11 | 2015-06-30 | Invensas Corporation | Single package dual channel memory with co-support |
US20150262952A1 (en) * | 2014-03-13 | 2015-09-17 | Taiwan Semiconductor Manufacturing Co., Ltd | Bump structure and method for forming the same |
US9806046B2 (en) * | 2014-03-13 | 2017-10-31 | Taiwan Semiconductor Manufacturing Co., Ltd | Semiconductor device structure and manufacturing method |
US20150262949A1 (en) * | 2014-03-14 | 2015-09-17 | Lsi Corporation | Method for Fabricating Equal Height Metal Pillars of Different Diameters |
US9824990B2 (en) * | 2014-06-12 | 2017-11-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Pad design for reliability enhancement in packages |
TWI546932B (zh) * | 2014-07-17 | 2016-08-21 | 矽品精密工業股份有限公司 | 半導體封裝件及其製法 |
US9281296B2 (en) | 2014-07-31 | 2016-03-08 | Invensas Corporation | Die stacking techniques in BGA memory package for small footprint CPU and memory motherboard design |
US9691437B2 (en) | 2014-09-25 | 2017-06-27 | Invensas Corporation | Compact microelectronic assembly having reduced spacing between controller and memory packages |
JP6456232B2 (ja) * | 2015-04-30 | 2019-01-23 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
CN104992936A (zh) * | 2015-05-19 | 2015-10-21 | 南通富士通微电子股份有限公司 | 晶圆级芯片封装结构 |
US9484080B1 (en) | 2015-11-09 | 2016-11-01 | Invensas Corporation | High-bandwidth memory application with controlled impedance loading |
US9935024B2 (en) * | 2016-04-28 | 2018-04-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for forming semiconductor structure |
US9679613B1 (en) | 2016-05-06 | 2017-06-13 | Invensas Corporation | TFD I/O partition for high-speed, high-density applications |
US10504827B2 (en) | 2016-06-03 | 2019-12-10 | Amkor Technology, Inc. | Semiconductor device and manufacturing method thereof |
JP6712050B2 (ja) * | 2016-06-21 | 2020-06-17 | 富士通株式会社 | 樹脂基板及びその製造方法、並びに回路基板及びその製造方法 |
JP6836121B2 (ja) * | 2016-08-19 | 2021-02-24 | セイコーエプソン株式会社 | 実装構造体、超音波デバイス、超音波探触子、超音波装置、電子機器、及び実装構造体の製造方法 |
JP6775391B2 (ja) * | 2016-11-18 | 2020-10-28 | 新光電気工業株式会社 | 配線基板及びその製造方法 |
US20180226372A1 (en) * | 2017-02-08 | 2018-08-09 | Nanya Technology Corporation | Package structure and manufacturing method thereof |
JP6926647B2 (ja) * | 2017-05-09 | 2021-08-25 | セイコーエプソン株式会社 | 実装構造体、超音波デバイス、超音波探触子、超音波装置、及び電子機器 |
US10636758B2 (en) * | 2017-10-05 | 2020-04-28 | Texas Instruments Incorporated | Expanded head pillar for bump bonds |
US11444048B2 (en) * | 2017-10-05 | 2022-09-13 | Texas Instruments Incorporated | Shaped interconnect bumps in semiconductor devices |
TWI665774B (zh) * | 2018-08-15 | 2019-07-11 | 矽品精密工業股份有限公司 | 電子封裝件及其製法 |
CN109303037A (zh) * | 2018-11-08 | 2019-02-05 | 罗源县盛源生态农业专业合作社 | 一种漂浮式捕鱼装置 |
CN109524311B (zh) * | 2018-11-12 | 2021-11-05 | 通富微电子股份有限公司 | 一种半导体芯片封装方法 |
US11002926B1 (en) | 2019-11-07 | 2021-05-11 | Hewlett Packard Enterprise Development Lp | Wavelength division multiplexing optical module |
DE102021105572A1 (de) * | 2020-03-31 | 2021-09-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Mikroelektromechanisches system und verfahren zu seiner herstellung |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5656863A (en) * | 1993-02-18 | 1997-08-12 | Mitsubishi Denki Kabushiki Kaisha | Resin seal semiconductor package |
US5821626A (en) * | 1995-06-30 | 1998-10-13 | Nitto Denko Corporation | Film carrier, semiconductor device using same and method for mounting semiconductor element |
US6380061B1 (en) * | 1998-12-17 | 2002-04-30 | Shinko Electric Industries Co., Ltd. | Process for fabricating bump electrode |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03179755A (ja) | 1989-12-07 | 1991-08-05 | Sharp Corp | 集積回路と回路基板との接続構造 |
TW291589B (zh) * | 1995-03-30 | 1996-11-21 | Ftl Co Ltd | |
JPH09162240A (ja) | 1995-12-13 | 1997-06-20 | Hitachi Ltd | 半導体装置 |
KR100253314B1 (ko) | 1997-09-04 | 2000-04-15 | 김영환 | 스터드 비지에이 패키지 및 그 제조방법 |
JPH11354578A (ja) | 1998-06-11 | 1999-12-24 | Casio Comput Co Ltd | 半導体装置及びその製造方法 |
JP3420703B2 (ja) * | 1998-07-16 | 2003-06-30 | 株式会社東芝 | 半導体装置の製造方法 |
JP3408172B2 (ja) | 1998-12-10 | 2003-05-19 | 三洋電機株式会社 | チップサイズパッケージ及びその製造方法 |
JP3389517B2 (ja) | 1998-12-10 | 2003-03-24 | 三洋電機株式会社 | チップサイズパッケージ及びその製造方法 |
JP3457926B2 (ja) | 2000-04-11 | 2003-10-20 | カシオ計算機株式会社 | 半導体装置およびその製造方法 |
JP2002270721A (ja) | 2001-03-12 | 2002-09-20 | Fujitsu Ltd | 半導体装置及びその製造方法 |
JP2004140037A (ja) * | 2002-10-15 | 2004-05-13 | Oki Electric Ind Co Ltd | 半導体装置、及びその製造方法 |
-
2004
- 2004-05-12 JP JP2004142765A patent/JP4119866B2/ja not_active Expired - Fee Related
- 2004-09-21 US US10/945,111 patent/US7122897B2/en not_active Expired - Fee Related
- 2004-09-21 TW TW093128560A patent/TWI238477B/zh not_active IP Right Cessation
- 2004-09-30 CN CNB2004100851876A patent/CN100386875C/zh not_active Expired - Fee Related
- 2004-09-30 KR KR1020040077960A patent/KR100625632B1/ko not_active IP Right Cessation
- 2004-09-30 CN CNB2007101823218A patent/CN100521125C/zh not_active Expired - Fee Related
-
2006
- 2006-08-30 US US11/512,238 patent/US7456089B2/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5656863A (en) * | 1993-02-18 | 1997-08-12 | Mitsubishi Denki Kabushiki Kaisha | Resin seal semiconductor package |
US5821626A (en) * | 1995-06-30 | 1998-10-13 | Nitto Denko Corporation | Film carrier, semiconductor device using same and method for mounting semiconductor element |
US6380061B1 (en) * | 1998-12-17 | 2002-04-30 | Shinko Electric Industries Co., Ltd. | Process for fabricating bump electrode |
Also Published As
Publication number | Publication date |
---|---|
TW200537627A (en) | 2005-11-16 |
CN100521125C (zh) | 2009-07-29 |
US20070249093A1 (en) | 2007-10-25 |
US20050253264A1 (en) | 2005-11-17 |
CN1697148A (zh) | 2005-11-16 |
KR100625632B1 (ko) | 2006-09-20 |
TWI238477B (en) | 2005-08-21 |
JP2005327816A (ja) | 2005-11-24 |
US7122897B2 (en) | 2006-10-17 |
JP4119866B2 (ja) | 2008-07-16 |
KR20050108308A (ko) | 2005-11-16 |
CN101136344A (zh) | 2008-03-05 |
US7456089B2 (en) | 2008-11-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100386875C (zh) | 半导体器件 | |
US7221045B2 (en) | Flat chip semiconductor device and manufacturing method thereof | |
US6627824B1 (en) | Support circuit with a tapered through-hole for a semiconductor chip assembly | |
US6093964A (en) | Connection structure utilizing a metal bump and metal bump manufacturing method | |
US6551854B2 (en) | Semiconductor device having bump electrodes and method of manufacturing the same | |
US20090014855A1 (en) | Semiconductor integrated circuit device and method of manufacturing the same | |
US20080188037A1 (en) | Method of manufacturing semiconductor chip assembly with sacrificial metal-based core carrier | |
US20030122253A1 (en) | Wafer levelpackaging and chip structure | |
US8637391B2 (en) | Flip chip semiconductor assembly with variable volume solder bumps | |
US6402970B1 (en) | Method of making a support circuit for a semiconductor chip assembly | |
US20240047439A1 (en) | Batch Soldering of Different Elements in Power Module | |
US7928559B2 (en) | Semiconductor device, electronic component module, and method for manufacturing semiconductor device | |
JP3279470B2 (ja) | 半導体装置およびその製造方法 | |
JP2008160158A (ja) | 半導体装置 | |
US6348740B1 (en) | Bump structure with dopants | |
JP4617339B2 (ja) | 半導体装置の製造方法 | |
CN107591382B (zh) | 增强型焊料焊盘 | |
US20210166997A1 (en) | Semiconductor package using conductive metal structure | |
US7176580B1 (en) | Structures and methods for wire bonding over active, brittle and low K dielectric areas of an IC chip | |
CN218975440U (zh) | 芯片导电柱 | |
JPH0684916A (ja) | 多層バンプ | |
US10714450B2 (en) | Method of bonding terminal of semiconductor chip using solder bump and semiconductor package using the same | |
US20230099856A1 (en) | Integrated circuit package module including a bonding system | |
JP3078781B2 (ja) | 半導体装置の製造方法及び半導体装置 | |
CN116344350A (zh) | 覆晶封装结构及其制造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: FUJITSU MICROELECTRONICS CO., LTD. Free format text: FORMER OWNER: FUJITSU LIMITED Effective date: 20081107 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20081107 Address after: Tokyo, Japan Patentee after: FUJITSU MICROELECTRONICS Ltd. Address before: Kanagawa Patentee before: Fujitsu Ltd. |
|
C56 | Change in the name or address of the patentee |
Owner name: FUJITSU SEMICONDUCTOR CO., LTD. Free format text: FORMER NAME: FUJITSU MICROELECTRON CO., LTD. |
|
CP01 | Change in the name or title of a patent holder |
Address after: Japan's Kanagawa Prefecture Yokohama Patentee after: FUJITSU MICROELECTRONICS Ltd. Address before: Japan's Kanagawa Prefecture Yokohama Patentee before: Fujitsu Microelectronics Ltd. |
|
CP02 | Change in the address of a patent holder |
Address after: Japan's Kanagawa Prefecture Yokohama Patentee after: FUJITSU MICROELECTRONICS Ltd. Address before: Tokyo, Japan Patentee before: Fujitsu Microelectronics Ltd. |
|
ASS | Succession or assignment of patent right |
Owner name: SUOSI FUTURE CO., LTD. Free format text: FORMER OWNER: FUJITSU SEMICONDUCTOR CO., LTD. Effective date: 20150515 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20150515 Address after: Kanagawa Patentee after: SOCIONEXT Inc. Address before: Yokohama City, Kanagawa Prefecture, Japan Patentee before: FUJITSU MICROELECTRONICS Ltd. |
|
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080507 Termination date: 20160930 |