US7952207B2 - Flip-chip assembly with organic chip carrier having mushroom-plated solder resist opening - Google Patents

Flip-chip assembly with organic chip carrier having mushroom-plated solder resist opening Download PDF

Info

Publication number
US7952207B2
US7952207B2 US11/950,431 US95043107A US7952207B2 US 7952207 B2 US7952207 B2 US 7952207B2 US 95043107 A US95043107 A US 95043107A US 7952207 B2 US7952207 B2 US 7952207B2
Authority
US
United States
Prior art keywords
solder
layer
diameter
upper portion
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US11/950,431
Other versions
US20090146316A1 (en
Inventor
Virendra R. Jadhav
Jayshree Shah
Kamalesh K. Srivastava
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ultratech Inc
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to US11/950,431 priority Critical patent/US7952207B2/en
Assigned to INTERNATIONAL BUSINESS MACHINES CORPORATION reassignment INTERNATIONAL BUSINESS MACHINES CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: JADHAV, VIRENDRA R., SHAH, JAYSHREE, SRIVASTAVA, KAMALESH K.
Publication of US20090146316A1 publication Critical patent/US20090146316A1/en
Application granted granted Critical
Publication of US7952207B2 publication Critical patent/US7952207B2/en
Assigned to ULTRATECH, INC. reassignment ULTRATECH, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INTERNATIONAL BUSINESS MACHINES
Application status is Active legal-status Critical
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3431Leadless components
    • H05K3/3436Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05575Plural external layers
    • H01L2224/0558Plural external layers being stacked
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13109Indium [In] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13113Bismuth [Bi] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/13118Zinc [Zn] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/1312Antimony [Sb] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13139Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01022Titanium [Ti]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01024Chromium [Cr]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0103Zinc [Zn]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01046Palladium [Pd]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01049Indium [In]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01051Antimony [Sb]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01075Rhenium [Re]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01322Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03Conductive materials
    • H05K2201/0332Structure of the conductor
    • H05K2201/0364Conductor shape
    • H05K2201/0367Metallic bump or raised conductor not used as solder bump
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/09372Pads and lands
    • H05K2201/09436Pads or lands on permanent coating which covers the other conductors
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3452Solder masks
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4007Surface contacts, e.g. bumps
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product
    • Y02P70/60Greenhouse gas [GHG] capture, heat recovery or other energy efficient measures relating to production or assembly of electric or electronic components or products, e.g. motor control
    • Y02P70/613Greenhouse gas [GHG] capture, heat recovery or other energy efficient measures relating to production or assembly of electric or electronic components or products, e.g. motor control involving the assembly of several electronic elements

Abstract

Disclosed are embodiments of a flip-chip assembly and method using lead-free solder. This assembly incorporates mushroom-plated metal layers that fill and overflow solder resist openings on an organic laminate substrate. The lower portion of metal layer provides structural support to its corresponding solder resist opening. The upper portion (i.e., cap) of each metal layer provides a landing spot for a solder joint between an integrated circuit device and the substrate and, thereby, allows for enhanced solder volume control. The additional structural support, in combination with the enhanced solder volume control, minimizes strain on the resulting solder joints. Additionally, the cap further allows the minimum diameter of the solder joint on the substrate-side of the assembly to be larger than the diameter of the solder resist opening. Thus, the invention decouples C4 reliability concerns from laminate design concerns and, thereby, allows for greater design flexibility.

Description

BACKGROUND

1. Field of the Invention

The embodiments of the invention generally relate to flip-chip assemblies and, more particularly, to a lead-free flip-chip assembly with an organic chip carrier that incorporates mushroom-plated solder resist openings.

2. Description of the Related Art

A flip-chip assembly (i.e., a flip-chip package) is an integrated circuit device (e.g., a semiconductor chip, a die, etc.) mounted on an organic laminate substrate (e.g., a chip carrier) by C4 (i.e., controlled collapsed chip connection) attachment. Typically, such assemblies are formed by forming solder bumps on an array of conductive pads on the active surface of the integrated circuit device. The device is then “flipped” and positioned such that the device solder bumps are located adjacent to corresponding solder pads within solder resist openings on an organic laminate substrate. Solder paste within the solder resist openings on the substrate temporarily secures the solder bumps in place. Then, a reflow process is performed to create solder joints that both electrically and mechanically connect the integrated circuit device to the substrate. Conventionally, eutectic leaded solder (Pb-63% Sn) has been used to form the solder joints in flip-chip assemblies. Recently, however, government regulations around the world are requiring lead (Pb)-free electronics components. Thus, there is a need in the art for a flip-chip assembly that incorporates a Pb-free solder.

SUMMARY

In view of the foregoing, disclosed herein are embodiments of an electronic package. One embodiment of the electronic package comprises a substrate electrically and mechanically connected to a chip by a solder joint. The solder joint comprises a solder pad positioned on the substrate. A solder resist layer is also positioned on the substrate such that it covers the solder pad. A via, having a first diameter, extends through the solder resist layer to the solder pad. A metal layer is positioned within and above the via. Specifically, the metal layer has a lower portion that is positioned adjacent to the solder pad such that it fills the via. Additionally, the metal layer has an upper portion that is positioned above the lower portion. This second portion has a second diameter that is greater than that of the lower portion. Thus, the second portion of the metal layer extends laterally on the top surface of the solder resist layer. A solder layer is positioned above the metal layer and is adhered to a corresponding conductive pad on the chip. In another embodiment of the electronic package at least one ball limiting metallurgy layer is positioned on the metal layer such that it is between the metal layer and solder layer.

Also disclosed are embodiments of a method of forming the electronic package, described above. One embodiment of the method comprises providing a substrate. A solder pad is formed on the substrate. A solder resist layer is formed on the substrate such that it covers the solder pad. Next, a via is formed through the solder resist layer to the solder pad such that the via has a first diameter. Then, a metal layer is formed in and above the via. Specifically, a lower portion of the metal layer is formed adjacent to the solder pad so as to fill the via. An upper portion of the metal layer is formed above the lower portion such that it extends laterally on the top surface of the solder resist layer outside the via (i.e., such that the upper portion has a second diameter that is greater than the first diameter of the lower portion and via). Once the metal layer is formed, a chip can be electrically and mechanically connected to the substrate by creating a solder joint between the metal layer and a corresponding conductive pad on the chip. In another embodiment of the method, at least one ball limiting metallurgy layer is formed on the metal layer, before the chip is electrically connected to the substrate.

These and other aspects of the embodiments of the invention will be better appreciated and understood when considered in conjunction with the following description and the accompanying drawings. It should be understood, however, that the following descriptions, while indicating embodiments of the invention and numerous specific details thereof, are given by way of illustration and not of limitation. Many changes and modifications may be made within the scope of the embodiments without departing from the spirit thereof, and the embodiments include all such changes and modifications.

BRIEF DESCRIPTION OF THE DRAWINGS

The embodiments of the invention will be better understood from the following detailed description with reference to the drawings, in which:

FIG. 1 is a schematic diagram illustrating a flip-chip assembly;

FIG. 2 is a schematic diagram illustrating a partially completed flip-chip assembly of FIG. 1

FIG. 3 is a schematic diagram illustrating a partially completed flip-chip assembly;

FIG. 4 is a schematic diagram illustrating an embodiment of the flip-chip assembly of the present invention;

FIG. 5 is a flow diagram illustrating an embodiment of a method of forming the flip-chip assembly of FIG. 4;

FIG. 6 is a schematic diagram illustrating a partially completed flip-chip assembly formed according to the method of FIG. 5;

FIG. 7 is a schematic diagram illustrating a partially completed flip-chip assembly formed according to the method of FIG. 5;

FIG. 8 is a schematic diagram illustrating a partially completed flip-chip assembly formed according to the method of FIG. 5;

FIG. 9 is a schematic diagram illustrating a partially completed flip-chip assembly formed according to the method of FIG. 5;

FIG. 10 is a schematic diagram illustrating a partially completed flip-chip assembly formed according to the method of FIG. 5; and

FIG. 11 is a schematic diagram illustrating a partially completed flip-chip assembly formed according to the method of FIG. 5.

DETAILED DESCRIPTION OF EMBODIMENTS

The embodiments of the invention and the various features and advantageous details thereof are explained more fully with reference to the non-limiting embodiments that are illustrated in the accompanying drawings and detailed in the following description. It should be noted that the features illustrated in the drawings are not necessarily drawn to scale. Descriptions of well-known components and processing techniques are omitted so as to not unnecessarily obscure the embodiments of the invention. The examples used herein are intended merely to facilitate an understanding of ways in which the embodiments of the invention may be practiced and to further enable those of skill in the art to practice the embodiments of the invention. Accordingly, the examples should not be construed as limiting the scope of the embodiments of the invention.

Referring to FIG. 1, a conventional flip-chip assembly 100 (i.e., a flip-chip package) comprises an integrated circuit device 110 (e.g., a semiconductor chip, a die, etc.) mounted on an organic laminate substrate 120 (e.g., a chip carrier) by C4 (i.e., controlled collapsed chip connection) attachment. Typically, such assemblies 100 are formed by forming solder bumps 141 on an array of conductive pads 112 (e.g., Cu or Al pads) on the active surface of an integrated circuit device 110 (see FIG. 2). The integrated circuit device 110 is then “flipped” and positioned such that the solder bumps 141 are located adjacent to a corresponding solder pads 122 within openings 133 of a solder resist layer 130 on the organic laminate substrate 120 (see FIG. 3). Prior to positioning the integrated circuit device 110 on the substrate 120, solder paste 134 can be placed (e.g., by injection or screening) within the solder resist openings (SROs) 133 in order to temporarily secure the solder bumps 141. Then, referring again to FIG. 1, a reflow process is performed to create solder joints 150 that both electrically and mechanically connect the integrated circuit device 110 to the substrate 120. Conventionally, eutectic leaded solder has been used to form the solder joints 150 in flip-chip assemblies. Recently, however, government regulations around the world are requiring lead (Pb)-free electronics components. Thus, there is a need in the art for a flip-chip assembly that incorporates a Pb-free solder. Unfortunately, Pb-free solders can not simply be substituted for eutectic leaded solder because of both stress and solder volume control issues.

More specifically, Pb-free solder materials generally comprise Pb-free metal alloys of tin (Sn), copper (Cu) and silver (Ag) or other suitable metals (e.g., bismuth (Bi), indium (In), zinc (Zn), antimony (Sb), etc.) in varying amounts. These Pb-free metal alloys have a higher reflow temperature and higher yield stress than leaded eutectic solder. The higher reflow temperature in combination with a mismatch in the coefficients of thermal expansion (CTE) between the integrated circuit device 110 and the organic laminate substrate 120 results in undesirable stress on the solder joints 150. That is, during reflow, the CTE mismatch between the integrated circuit device (e.g., 3 ppm/C) and the organic laminate substrate (e.g., 18-23 ppm/C) causes the solder to stretch. This introduces a certain amount of strain into the resulting solder joints 150. The higher reflow temperature of Pb-free solders amplifies the CTE mismatch effect over that seen with leaded solders, causing severe necking in the solder joint 150 (particularly, near the interface 160 with the integrated circuit device 110). The additional strain on Pb-free solders gives rise to a new set of failure modes and is even more amplified with decreases in C4 pitch and diameter. That is, device size scaling has necessitated decreases in C4 pitch and diameter to compensate for increasing device densities. As a result, the same amount of solder stretching occurs but this stretching is sustained over a smaller cross-section, thereby increasing the stress on the solder joint.

Additionally, as mentioned above, the SROs 133 in the organic laminate substrate 120 are often filled (e.g., by injection or screening) with solder paste 134 (as illustrated in FIG. 3) in order to facilitate the device-to-substrate join. Laminate-level solder injection and screening processes are difficult to monitor correctly and, thus, do not allow for sufficient solder volume control. Furthermore, process variations can be significant, leading to voids 135, nonwets, or other problems that effect solder joint reliability. Thus, in the prior art Pb-lead free designs there was a tradeoff between solder reliability and design flexibility. Specifically, smaller SROs were desirable for greater design flexibility (e.g., in terms of line widths/spacing). However, larger SROs were desirable to enhance solder life. Consequently, Pb-free solder can not simply be substituted for leaded solder in prior art flip-chip assemblies.

In view of the foregoing, disclosed herein are embodiments of a flip-chip assembly and method of forming the assembly using lead (Pb)-free solder. This assembly incorporates mushroom-plated metal layers that fill and overflow solder resist openings on an organic laminate substrate (e.g., on a chip carrier). The lower portion of each mushroom plated-metal layer provides structural support to its corresponding solder resist opening. The upper portion of each mushroom-plated metal layer (i.e., the cap) provides a landing spot for a solder joint between an integrated circuit device (i.e., a semiconductor chip, die, etc.) and the substrate and, thereby, allows for enhanced solder volume control. The additional structural support to the solder resist openings, in combination with the enhanced solder volume control, minimizes the strain on the resulting solder joints and, particularly, minimizes the stress along the interface between the solder joints and the integrated circuit device. Additionally, the metal layer cap further allows the minimum diameter of the solder joint on the substrate-side of the assembly to be larger than the diameter of the solder resist opening. Thus, the invention decouples C4 (i.e., controlled collapsed chip connection) reliability concerns from laminate design concerns and, thereby, allows for greater design flexibility.

More particularly, referring to FIG. 4, disclosed herein are embodiments of an electronic package 400 (e.g., a flip-chip package) that comprises an organic laminate substrate 420 (e.g., a chip carrier) and an integrated circuit device 410 (e.g., a semiconductor chip, a die, etc.). The device 410 and substrate 420 are electrically and mechanically connected by solder joints 450 and, specifically, by Pb-free, void-free, solder joints 450.

The organic laminate substrate 420 can comprise multiple layers of dielectric and conductive materials with the outermost layers 425-426 of the substrate 420 comprising dielectric layers. An array of one or more solder pads 422 (i.e., substrate solder pads) can be positioned on the top surface 428 of substrate 420. These substrate solder pads 422 can, for example, comprise copper (Cu) pads. Conductors 427 can be positioned on the bottom surface 429 of the substrate 420. These conductors 427 can be electrically connected to the substrate solder pads 422 (e.g., by various contacts and wire interconnects within the substrate 420) so as to allow connection of the integrated circuit device 410 in the flip-chip assembly 400 to a printed circuit board (PCB) (not shown).

A solder resist layer 430 can be positioned over the top surface 428 of the substrate 420 such that it covers the substrate solder pad(s) 422. The solder resist layer 430 can comprise any suitable solder resist material capable of preventing solder bridging, reducing solder pickup, protecting the substrate, preventing oxidation or corrosion, eliminating electromigration, etc. For example, the solder resist layer 430 can comprise a resin composition, such as, an epoxy resin, an acrylic ester resin, and/or an epoxy acrylate.

An array of one or more vias 433 (i.e., solder resist openings (SROs)) can extend vertically through the solder resist layer 430 down to corresponding substrate solder pads 422. Each via 433 (i.e., each SRO) can have a first diameter 473 (i.e., a via diameter). Additionally, each via 433 can be filled with a mushroom-shaped metal layer 470 (e.g., an electroplated copper (Cu) layer) that overflows onto the top surface 438 of the solder resist layer 430 outside the via 433. Specifically, this metal layer 470 can have a lower portion 471 that is positioned within the via 433 adjacent to a substrate solder pad 422. The lower portion 471 of the metal layer 470 can fill the entire via 433 and can, thus, have the same diameter as the via itself (i.e., the first diameter 473). The metal layer 470 can further have an upper portion 472 (i.e., a cap) that is positioned above the lower portion 471. The cap 471 can have a second diameter 474 (i.e., a cap diameter) that is greater than the via diameter 473 (i.e., that is greater than the diameter of the lower portion 471). Thus, the cap 472 extends laterally outside the via 433 onto the top surface 438 of the solder resist layer 430. The cap diameter 474 can range between approximately 1.05 and 10 times the via diameter 473. For example, the cap diameter 474 can be at least 10 microns (μm) greater than the via diameter 473. In one exemplary embodiment, the cap diameter 474 can be approximately 120 μm and the via diameter 473 can be approximately 100 μm.

Optionally, one or more ball limiting metallurgy (BLM) layers 480 can be positioned on and can coat all or a portion of the top surface of the metal layer cap 472. The BLM layer(s) 480 can comprise, for example, an adhesion layer (e.g., a chromium (Cr) layer, a titanium (Ti) layer or any other suitable adhesion layer), a barrier layer (e.g., a nickel (Ni) layer, a palladium (Pd) layer, a platinum (Pt) layer, or any other suitable layer for preventing electro-migration), and/or a bonding layer (e.g., a gold (Au) layer or any other suitable bonding layer).

A solder joint 450 can mechanically and electrically connect the integrated circuit device 410 to the substrate 420. This solder joint 450 can comprise a solder layer 440 and, more particularly, a Pb-free, essentially void-free, solder layer 440 that is positioned above the metal layer 470 and optional BLM layer(s) 480. These Pb-free solder layer can, for example, comprise a Pb-free metal alloy of tin (Sn), Cu, silver (Ag) and/or other suitable metals (e.g., bismuth (Bi), indium (In), zinc (Zn), antimony (Sb), etc.) in varying amounts.

The solder layer 440 can electrically and mechanically connect a solder pad 422 on the organic laminate substrate 420 (i.e., a substrate solder pad) to a corresponding conductive pad 412 (e.g., a Cu or Al pad) on the active surface of the integrated circuit device 410, thereby creating the solder joint 450.

Due to the mushroom-shaped metal layer 470, this solder layer 440 is essentially void-free. Specifically, as mentioned above and illustrated in FIGS. 1-3, in prior art flip-chip assemblies 100, solder paste 134 is deposited (e.g., by laminate-level injection or screening) into a solder resist opening 133 on the laminated substrate 120 and used to temporarily hold a solder bump 141 of an integrated circuit device 110 in place. During reflow, the solder paste 134 and solder bump 141 combine to form the solder layer of a solder joint 150. However, since the solder paste 134 is confined within the solder resist opening 133 on the laminate substrate 120 and volume control is difficult, voids 135 can form. Contrarily, in the present invention, the solder paste 434 is optional and, even if it is used, void formation is essentially eliminated. Specifically, in the present invention solder paste 434 is not required, if the solder bump 441 contains a sufficient amount of solder material to hold the device to the 410 to the substrate 420 (i.e., to electrically and mechanically connect the device 410 and substrate 420). In this case, other known techniques may be used to temporarily hold the device 410 in place during reflow. Without solder paste 434, void formation is minimized or eliminated all together. Furthermore, even if the optional solder paste 434 is used (e.g., if additional solder material is required to ensure adequate mechanical and electrical connection between the device 410 and substrate 420), the optional solder paste 434 is formed outside the solder resist opening 433 on metal layer cap 472 (and the optional BLM layer(s) 480). During reflow, the optional solder paste 434 and solder bump 441 combine to form the solder layer 440, thereby creating the solder joint 450. However, since the solder paste 434 is not confined within the solder resist opening 433 during reflow, the solder volume is more easily controlled and the solder paste 434 is able to flatten out, thereby minimizing or eliminating void formation. Thus, the solder layer 440 (with or without the optional solder paste 434) of solder joint 450 is formed essentially void-free. Additionally, because the metal layer 470 facilitates a larger area for the joint on laminate side, stress on the solder layer 440 is re-distributed and significantly lowered over prior art structures.

Additionally, since the copper landing pad on the laminate provides a solderable surface, it is not necessary to pre-tin this surface (with solder) if the volume of solder coming from the chip side is sufficient to form a reliable joint.

Referring to the flow diagram of FIG. 5, also disclosed herein are embodiments of a method of forming the above-described electronic package 400. The method embodiments comprise providing an integrated circuit device 410 and using conventional processing techniques to form Pb-free solder bumps 441 on an array of conductive pads 412 (e.g., Cu or Al pads) on the active surface of the integrated circuit device 410. These Pb-free solder bumps 441 can, for example, be formed so that they comprise a Pb-free metal alloy of tin (Sn), Cu, silver (Ag) and/or other suitable metals (e.g., bismuth (Bi), indium (In), zinc (Zn), antimony (Sb), etc.) in varying amounts (501, see FIG. 6).

Next, an organic laminate substrate 420 (e.g., a chip carrier) is provided (502, see FIG. 7). The organic laminate substrate 420 can comprise multiple layers of dielectric and conductive materials. The outermost layers 425 and 426 of the substrate 420 can comprise dielectric layers. Conductors 427 can also be positioned on the bottom surface 429 of the substrate 420 so as to allow connection of the flip-chip assembly, once formed, to a printed circuit board (PCB) (not shown).

An array of one or more solder pads 422 (i.e., substrate solder pads) can be formed on the top surface 428 of substrate 420 (504, see FIG. 7). For example, copper (Cu) pads or tin (Sn), silver (Ag) or gold (Au)-plated Cu pads can be formed on the top surface 428 of the substrate 420, using conventional processing techniques. These solder pads 422 can be coupled through the substrate layers to the conductors 427 on the bottom surface of the substrate 420.

A solder resist layer 430 can be formed on the substrate 420 such that it covers the substrate solder pad(s) 422 (506, see FIG. 7). The solder resist layer 430 can be formed using a solder resist material capable of preventing solder bridging, reducing solder pickup, protecting the substrate, preventing oxidation or corrosion, eliminating electromigration, etc. For example, the solder resist layer can be formed using a resin composition comprising an epoxy resin, an acrylic ester resin, and/or an epoxy acrylate.

Next, an array of one or more via(s) 433 (i.e., solder resist openings (SROs)) can be formed through the solder resist layer 430 (508, see FIG. 8). Specifically, conventional or other lithographic processing techniques can be used to pattern and etch vias 433 through the solder resist layer 430 such that each via 433 lands on a corresponding substrate solder pad 422 and has a predetermined diameter 473 (i.e., a first diameter or via diameter). Then, a mushroom-shaped metal layer 470 (e.g., a mushroom-shaped copper (Cu) layer) can be formed in each via 433 so that it fills the via 433 and further so that it overflows onto the top surface 438 of the solder resist layer 430 outside the via 433 (510, see FIG. 9). The process of forming this mushroom-shaped metal layer can comprise forming a lower portion 471 of the metal layer 470 adjacent the substrate solder pad 422 so as to fill the via 433. Thus, the lower portion 471 of the metal layer 470 will have the same diameter 473 as the via 433. Then, an upper portion 472 (i.e., a cap) of the metal layer 470 is formed above the lower portion 471 such that it extends laterally onto the top surface 438 of the solder resist layer 430 outside the via 433. Thus, the diameter 474 of the upper portion 472 of the metal layer 470 (i.e., the second diameter or cap diameter) is greater than the via diameter 473. Specifically, the cap 472 can be formed such that the cap diameter 474 ranges between approximately 1.05 and 10 times the via diameter 473. For example, the cap 472 can be formed such that the cap diameter 474 is at least 10 microns (μm) greater than the via diameter 473. In one exemplary embodiment, the via 433 can be formed with a diameter 473 of approximately 100 μm and the metal layer can be formed such that the cap diameter 474 is approximately 120 μm. To accomplish process 508, a conventional mushroom-plating technique can be used to electroplate the metal layer 470 onto the substrate solder pad 422 in this manner. Those skilled in the art will recognize that mushroom-plating is an extension of existing plating processes and can be used at the panel level.

Optionally, once the metal layer 470 is formed, one or more ball limiting metallurgy (BLM) layers 480 can be formed such that they cover all or a portion of the metal layer cap 472 (512, see FIG. 10). The BLM layers 480 can be formed, for example, using conventional processing techniques, such as electro-deposition. Specifically, the process of forming one or more BLM layers 480 can comprise forming an adhesion layer comprising a chromium (Cr) layer, a titanium (Ti) layer or any other suitable adhesion layer; forming a barrier layer comprising a nickel (Ni) layer, a palladium (Pd) layer, a platinum (Pt) layer or any other suitable layer for preventing electro-migration; and/or forming a bonding layer comprising a gold (Au) layer or any other suitable bonding layer.

Finally, solder joints 450 can be formed between the mushroom-shaped metal layer 470 at each via 433 and corresponding conductive pads 412 on the integrated circuit device 410 so as to electrically and mechanically connect the integrated circuit device 410 to the substrate 420 (520, see FIG. 4). Specifically, after the Pb-free solder bumps 441 are formed on the array of conductive pads 412 (e.g., Cu or Al pads) on the integrated circuit device 410 (at process 503, discussed above), the device 410 is flipped over (505, see FIG. 11). Optionally, solder paste 434 can be formed on top of the metal layer 470 above the optional BLM layers 480 and used to temporarily hold the solder ball or bump 441 of the integrated circuit device 410 in place. Specifically, the optional solder paste 434 can be formed on the metal layer 470 using well-known techniques (e.g., injection, screening, electro-deposition, etc.) such that the solder paste 434 is formed outside the solder resist opening 433 on top of the metal layer 470 above the optional BLM layer(s) 480. Because the solder paste 434 is not dispensed at the individual laminate level into a solder resist opening 433, but rather is dispensed at the panel level on top of the metal layer 470, the dispensing process is easier to control and monitor. It should be noted that, as discussed in detail above, the use of solder paste 434 is optional and can depend, for example, on whether or not the solder bumps 441 contain a sufficient amount of solder material to adequately mechanically and electrically connect the integrated circuit device 410 to the laminate substrate 420. If solder paste 434 is not used other techniques may be used to hold the integrated circuit device 410 in place during subsequent reflow.

Next, a reflow process is performed, during which the assembly is heated above the reflow temperature of the solder materials (i.e., above the reflow temperatures of the solder bump 441 and optional solder paste 434) and then cooled. During reflow, the optional solder paste 434 and solder bump 441 combine to form solder layer 440 positioned between and adhered to (i.e., mechanically and electrically connecting) the device conductive pads 412 and substrate solder pads 422, thereby creating the solder joint 450 (see FIG. 4). However, as discussed above, since either no solder paste 434 is used or, if it is used, it is not confined within the solder resist opening 433 (i.e., it is able to flatten out during reflow), the solder layer 440 is formed essentially void-free. Additionally, because the metal layer 470 facilitates a larger landing area for the joint, stress on the solder layer 440 is re-distributed and significantly lowered.

Therefore, disclosed above are embodiments of a flip-chip assembly and method of forming the assembly using lead (Pb)-free solder. This assembly incorporates mushroom-plated metal layers that fill and overflow solder resist openings on an organic laminate substrate (e.g., on a chip carrier). The lower portion of each mushroom plated-metal layer provides structural support to its corresponding solder resist opening. The upper portion of each mushroom-plated metal layer (i.e., the cap) provides a landing spot for a solder joint between an integrated circuit device (i.e., a semiconductor chip, die, etc.) and the substrate and, thereby, allows for enhanced solder volume control. The additional structural support to the solder resist openings, in combination with the enhanced solder volume control, minimizes the strain on the resulting solder joints and, particularly, minimizes the stress along the interface between the solder joints and the integrated circuit device. Additionally, the metal layer cap further allows the minimum diameter of the solder joint on the substrate-side of the assembly to be larger than the diameter of the solder resist opening. Thus, the invention decouples C4 (i.e., controlled collapsible chip connection) reliability concerns from laminate design concerns and, thereby, allows for greater design flexibility. For example, the solder volume can be increased without a corresponding increase in the size of the solder resist openings. Alternatively, solder volume can be maintained or even increased to improve solder reliability, while simultaneously decreasing the size and pitch of the solder resist openings. Another advantage of the present invention is that the mushroom-plated SRO would allow the use of organic solderability preservative (OSP) finishes on the solder pad, which otherwise have not been qualified for Pb-free solders. Finally, those skilled in the art will recognize that panel level processing, as opposed to individual laminate level processing, will likely result in a lower processing cost.

The foregoing description of the specific embodiments will so fully reveal the general nature of the invention that others can, by applying current knowledge, readily modify and/or adapt for various applications such specific embodiments without departing from the generic concept, and, therefore, such adaptations and modifications should and are intended to be comprehended within the meaning and range of equivalents of the disclosed embodiments. It is to be understood that the phraseology or terminology employed herein is for the purpose of description and not of limitation. Therefore, while the invention has been described in terms of embodiments, those skilled in the art will recognize that these embodiments can be practiced with modification within the spirit and scope of the appended claims.

Claims (15)

1. An electronic package comprising:
a chip carrier comprising:
a substrate;
a first conductive pad on said substrate;
a solder resist layer on said substrate covering said first conductive pad, said solder resist layer has a top surface;
a via, having a first diameter, and extending through said solder resist layer to said first conductive pad;
an electroplated metal layer having a lower portion and an upper portion,
said lower portion being immediately adjacent to said first conductive pad and filling said via, and
said upper portion being above said lower portion and having a second diameter greater than said first diameter such that said upper portion extends laterally over and physically contacts said top surface of said solder resist layer, said upper portion having a first side adjacent to said top surface and a second side opposite said first side, said second side being curved such that a thickness of said upper portion tapers from a center of said upper portion to an outer edge of said upper portion; and
a plurality of ball limiting metallurgy layers covering said second side of said upper portion of said metal layer;
a semiconductor chip comprising a second conductive pad; and
a solder layer extending between said at least one ball limiting metallurgy layer and said second conductive pad so as to electrically connect said semiconductor chip to said chip carrier.
2. The electronic package according to claim 1, said second diameter ranging between approximately 1.05 and 10 times said first diameter.
3. The electronic package according to claim 1, said second diameter being at least 10 microns greater than said first diameter.
4. The electronic package according to claim 1, said solder layer comprising a lead-free solder that is essentially void-free and said electroplated metal layer comprising an electroplated copper layer.
5. The electronic package according to claim 1, said ball limiting metallurgy layers comprising at least: an adhesion layer; a barrier layer; and a bonding layer.
6. An electronic package comprising:
a chip carrier comprising:
an organic laminate substrate;
a first conductive pad on said substrate;
a solder resist layer on said substrate covering said first conductive pad, said solder resist layer has a top surface and comprising one of an epoxy resin, an acrylic ester resin and an epoxy acrylate resin;
a via, having a first diameter, and extending through said solder resist layer to said first conductive pad;
an essentially electroplated metal layer having a lower portion and an upper portion,
said lower portion being immediately adjacent to said first conductive pad and filling said via,
said upper portion being above said lower portion and having a second diameter greater than said first diameter such that said upper portion extends laterally over and physically contacts said top surface of said solder resist layer, said upper portion having a first side adjacent to said top surface and a second side opposite said first side, said second side being curved such that a thickness of said upper portion tapers from a center of said upper portion to an outer edge of said upper portion; and
a plurality of ball limiting metallurgy layers covering said second side of said upper portion of said metal layer;
a semiconductor chip comprising a second conductive pad; and
a solder layer extending between said ball limiting metallurgy layers and said second conductive pad so as to electrically connect said semiconductor chip to said chip carrier.
7. The electronic package according to claim 6, said second diameter ranging between approximately 1.05 and 10 times said first diameter.
8. The electronic package according to claim 6, said second diameter being at least 10 microns greater than said first diameter.
9. The electronic package according to claim 6, said solder layer comprising a lead-free solder that is essentially void-free and said electroplated metal layer comprising an electroplated copper layer.
10. The electronic package according to claim 6, said ball limiting metallurgy layers comprising at least: an adhesion layer; a barrier layer; and a bonding layer.
11. An electronic package comprising:
a chip carrier comprising:
an organic laminate substrate;
a first conductive pad on said substrate;
a solder resist layer on said substrate covering said first conductive pad, said solder resist layer has a top surface and comprising one of an epoxy resin, an acrylic ester resin and an epoxy acrylate resin;
a via, having a first diameter, and extending through said solder resist layer to said first conductive pad;
a copper layer having a lower portion and an upper portion,
said lower portion being immediately adjacent to said first conductive pad and filling said via,
said upper portion being above said lower portion and having a second diameter greater than said first diameter such that said upper portion extends laterally over and physically contacts said top surface of said solder resist layer, said upper portion having a first side adjacent to said top surface and second side opposite said first side, said second side being curved such that a thickness of said upper portion tapers from a center of said upper portion to an outer edge of said upper portion;
a plurality of ball limiting metallurgy layers covering said second side of said upper portion of said copper layer; and
solder paste on said plurality of ball limiting metallurgy layers;
a semiconductor chip comprising a second conductive pad; and
a solder layer extending between said solder paste and said second conductive pad so as to electrically connect said semiconductor chip to said chip carrier.
12. The electronic package according to claim 11, said second diameter ranging between approximately 1.05 and 10 times said first diameter.
13. The electronic package according to claim 11, said second diameter being at least 10 microns greater than said first diameter.
14. The electronic package according to claim 11, said solder layer comprising a lead-free solder that is essentially void-free and said copper layer comprising an electroplated copper layer.
15. The electronic package according to claim 11, said ball limiting metallurgy layers comprising an adhesion layer, a barrier layer, and a bonding layer.
US11/950,431 2007-12-05 2007-12-05 Flip-chip assembly with organic chip carrier having mushroom-plated solder resist opening Active 2028-11-10 US7952207B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/950,431 US7952207B2 (en) 2007-12-05 2007-12-05 Flip-chip assembly with organic chip carrier having mushroom-plated solder resist opening

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/950,431 US7952207B2 (en) 2007-12-05 2007-12-05 Flip-chip assembly with organic chip carrier having mushroom-plated solder resist opening
US13/091,317 US20110195543A1 (en) 2007-12-05 2011-04-21 Flip-chip assembly with organic chip carrier having mushroom-plated solder resist opening

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US13/091,317 Division US20110195543A1 (en) 2007-12-05 2011-04-21 Flip-chip assembly with organic chip carrier having mushroom-plated solder resist opening

Publications (2)

Publication Number Publication Date
US20090146316A1 US20090146316A1 (en) 2009-06-11
US7952207B2 true US7952207B2 (en) 2011-05-31

Family

ID=40720798

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/950,431 Active 2028-11-10 US7952207B2 (en) 2007-12-05 2007-12-05 Flip-chip assembly with organic chip carrier having mushroom-plated solder resist opening
US13/091,317 Abandoned US20110195543A1 (en) 2007-12-05 2011-04-21 Flip-chip assembly with organic chip carrier having mushroom-plated solder resist opening

Family Applications After (1)

Application Number Title Priority Date Filing Date
US13/091,317 Abandoned US20110195543A1 (en) 2007-12-05 2011-04-21 Flip-chip assembly with organic chip carrier having mushroom-plated solder resist opening

Country Status (1)

Country Link
US (2) US7952207B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110226513A1 (en) * 2008-11-25 2011-09-22 Toshiaki Chuma Electronic component package and method for producing electronic component package

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8766439B2 (en) * 2009-12-10 2014-07-01 International Business Machines Corporation Integrated circuit chip with pyramid or cone-shaped conductive pads for flexible C4 connections and a method of forming the integrated circuit chip
US8492262B2 (en) * 2010-02-16 2013-07-23 International Business Machines Corporation Direct IMS (injection molded solder) without a mask for forming solder bumps on substrates
US9142533B2 (en) * 2010-05-20 2015-09-22 Taiwan Semiconductor Manufacturing Company, Ltd. Substrate interconnections having different sizes
US8242012B2 (en) 2010-07-28 2012-08-14 International Business Machines Corporation Integrated circuit structure incorporating a conductor layer with both top surface and sidewall passivation and a method of forming the integrated circuit structure
US8410604B2 (en) * 2010-10-26 2013-04-02 Xilinx, Inc. Lead-free structures in a semiconductor device
US8884432B2 (en) * 2011-06-08 2014-11-11 Tessera, Inc. Substrate and assembly thereof with dielectric removal for increased post height
KR101607790B1 (en) * 2012-01-17 2016-03-30 파나소닉 아이피 매니지먼트 가부시키가이샤 Semiconductor device manufacturing method and semiconductor device
US9425136B2 (en) 2012-04-17 2016-08-23 Taiwan Semiconductor Manufacturing Company, Ltd. Conical-shaped or tier-shaped pillar connections
US9299674B2 (en) 2012-04-18 2016-03-29 Taiwan Semiconductor Manufacturing Company, Ltd. Bump-on-trace interconnect
KR20140019173A (en) * 2012-08-06 2014-02-14 삼성전기주식회사 Packaging method using solder coating-ball and package thereby
US9111817B2 (en) 2012-09-18 2015-08-18 Taiwan Semiconductor Manufacturing Company, Ltd. Bump structure and method of forming same
US9236539B2 (en) 2012-12-10 2016-01-12 Samsung Display Co., Ltd. Light emitting diode package and manufacturing method thereof
KR20140122133A (en) 2013-04-09 2014-10-17 삼성전자주식회사 Print circuit board having through portion and semiconductor package formed by using the same
US9449934B2 (en) * 2013-12-04 2016-09-20 Taiwan Semiconductor Manufacturing Company, Ltd. Solder joint structure for ball grid array in wafer level package
US9859234B2 (en) 2015-08-06 2018-01-02 Invensas Corporation Methods and structures to repair device warpage
WO2018063415A1 (en) * 2016-10-01 2018-04-05 Intel Corporation Indium solder metallurgy to control electro-migration

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6018196A (en) 1996-11-08 2000-01-25 W. L. Gore & Associates, Inc. Semiconductor flip chip package
US6492600B1 (en) 1999-06-28 2002-12-10 International Business Machines Corporation Laminate having plated microvia interconnects and method for forming the same
US6596618B1 (en) 2000-12-08 2003-07-22 Altera Corporation Increased solder-bump height for improved flip-chip bonding and reliability
US6631838B2 (en) 2000-04-11 2003-10-14 Lg Electronics Inc. Method for fabricating printed circuit board
US6759318B1 (en) 2003-04-15 2004-07-06 Kinsus Interconnect Technology Corp. Translation pad flip chip (TPFC) method for improving micro bump pitch IC substrate structure and manufacturing process
US6805974B2 (en) 2002-02-15 2004-10-19 International Business Machines Corporation Lead-free tin-silver-copper alloy solder composition
US6884944B1 (en) 1998-01-14 2005-04-26 Mitsui Mining & Smelting Co., Ltd. Multi-layer printed wiring boards having blind vias
US7049526B2 (en) 2003-11-03 2006-05-23 Intel Corporation Microvia structure and fabrication
US20060160346A1 (en) 2005-01-19 2006-07-20 Intel Corporation Substrate bump formation
US20060204650A1 (en) * 2005-03-09 2006-09-14 Wen-Hung Hu Electrical connector structure of circuit board and method for fabricating the same
US7122897B2 (en) * 2004-05-12 2006-10-17 Fujitsu Limited Semiconductor device and method of manufacturing the semiconductor device
US20060279000A1 (en) * 2004-01-30 2006-12-14 Ruei-Chih Chang Pre-solder structure on semiconductor package substrate and method for fabricating the same
US7170172B2 (en) * 2001-12-13 2007-01-30 Nec Electronics Corporation Semiconductor device having a roughened surface
US20070090160A1 (en) 2005-10-20 2007-04-26 Texas Instruments Incorporated Electronic Part Manufacturing Method

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3239231B2 (en) * 1996-04-11 2001-12-17 日本特殊陶業株式会社 Ceramic substrate and a process for their preparation comprising a ceramic substrate having pads, a terminal member
US6225569B1 (en) * 1996-11-15 2001-05-01 Ngk Spark Plug Co., Ltd. Wiring substrate and method of manufacturing the same
JP3968554B2 (en) * 2000-05-01 2007-08-29 セイコーエプソン株式会社 Method for manufacturing a bump forming method and a semiconductor device
JP3910363B2 (en) * 2000-12-28 2007-04-25 富士通株式会社 An external connection terminal
US6818545B2 (en) * 2001-03-05 2004-11-16 Megic Corporation Low fabrication cost, fine pitch and high reliability solder bump
US6413851B1 (en) * 2001-06-12 2002-07-02 Advanced Interconnect Technology, Ltd. Method of fabrication of barrier cap for under bump metal
US6853076B2 (en) * 2001-09-21 2005-02-08 Intel Corporation Copper-containing C4 ball-limiting metallurgy stack for enhanced reliability of packaged structures and method of making same
JP3819806B2 (en) * 2002-05-17 2006-09-13 富士通株式会社 Electronic component and its manufacturing method with the bump electrode
JP2005116632A (en) * 2003-10-03 2005-04-28 Renesas Technology Corp Semiconductor device and manufacturing method thereof
US7176583B2 (en) * 2004-07-21 2007-02-13 International Business Machines Corporation Damascene patterning of barrier layer metal for C4 solder bumps
JP2006210438A (en) * 2005-01-25 2006-08-10 Nec Electronics Corp Semiconductor device and its manufacturing method
US20060223313A1 (en) * 2005-04-01 2006-10-05 Agency For Science, Technology And Research Copper interconnect post for connecting a semiconductor chip to a substrate and method of fabricating the same
US7314819B2 (en) * 2005-06-30 2008-01-01 Intel Corporation Ball-limiting metallurgies, solder bump compositions used therewith, packages assembled thereby, and methods of assembling same
WO2007040229A1 (en) * 2005-10-03 2007-04-12 Rohm Co., Ltd. Semiconductor device
DE102006003931B3 (en) * 2006-01-26 2007-08-02 Infineon Technologies Ag of the same semiconductor component with surface-mountable external contacts and methods for preparing
JP5162851B2 (en) * 2006-07-14 2013-03-13 富士通セミコンダクター株式会社 Semiconductor device and manufacturing method thereof
US8709934B2 (en) * 2007-06-05 2014-04-29 Stats Chippac Ltd. Electronic system with vertical intermetallic compound
TWI347643B (en) * 2007-06-13 2011-08-21 Advanced Semiconductor Eng Under bump metallurgy structure and die structure using the same and method of manufacturing die structure
US7622737B2 (en) * 2007-07-11 2009-11-24 International Business Machines Corporation Test structures for electrically detecting back end of the line failures and methods of making and using the same

Patent Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6018196A (en) 1996-11-08 2000-01-25 W. L. Gore & Associates, Inc. Semiconductor flip chip package
US6884944B1 (en) 1998-01-14 2005-04-26 Mitsui Mining & Smelting Co., Ltd. Multi-layer printed wiring boards having blind vias
US6492600B1 (en) 1999-06-28 2002-12-10 International Business Machines Corporation Laminate having plated microvia interconnects and method for forming the same
US6631838B2 (en) 2000-04-11 2003-10-14 Lg Electronics Inc. Method for fabricating printed circuit board
US6596618B1 (en) 2000-12-08 2003-07-22 Altera Corporation Increased solder-bump height for improved flip-chip bonding and reliability
US7170172B2 (en) * 2001-12-13 2007-01-30 Nec Electronics Corporation Semiconductor device having a roughened surface
US6805974B2 (en) 2002-02-15 2004-10-19 International Business Machines Corporation Lead-free tin-silver-copper alloy solder composition
US6759318B1 (en) 2003-04-15 2004-07-06 Kinsus Interconnect Technology Corp. Translation pad flip chip (TPFC) method for improving micro bump pitch IC substrate structure and manufacturing process
US7049526B2 (en) 2003-11-03 2006-05-23 Intel Corporation Microvia structure and fabrication
US20060279000A1 (en) * 2004-01-30 2006-12-14 Ruei-Chih Chang Pre-solder structure on semiconductor package substrate and method for fabricating the same
US7122897B2 (en) * 2004-05-12 2006-10-17 Fujitsu Limited Semiconductor device and method of manufacturing the semiconductor device
US20060160346A1 (en) 2005-01-19 2006-07-20 Intel Corporation Substrate bump formation
US20060204650A1 (en) * 2005-03-09 2006-09-14 Wen-Hung Hu Electrical connector structure of circuit board and method for fabricating the same
US20070090160A1 (en) 2005-10-20 2007-04-26 Texas Instruments Incorporated Electronic Part Manufacturing Method

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110226513A1 (en) * 2008-11-25 2011-09-22 Toshiaki Chuma Electronic component package and method for producing electronic component package
US8748751B2 (en) * 2008-11-25 2014-06-10 Sumitomo Bakelite Co., Ltd. Electronic component package and method for producing electronic component package

Also Published As

Publication number Publication date
US20110195543A1 (en) 2011-08-11
US20090146316A1 (en) 2009-06-11

Similar Documents

Publication Publication Date Title
US6437452B2 (en) Bumpless flip chip assembly with strips-in-via and plating
KR100804392B1 (en) Semiconductor package and fabrication method thereof
KR100545008B1 (en) Semiconductor element and a producing method for the same, and a semiconductor device and a producing method for the same
JP3262497B2 (en) Chip mounting circuit card structure
JP4334647B2 (en) Method of forming conductive bumps on a semiconductor device
EP1297571B1 (en) Layout and process for a device with segmented ball limited metallurgy for the inputs and outputs
CN100416784C (en) Interconnection method without lead bosses
JP3859403B2 (en) Semiconductor device and manufacturing method thereof
US7038144B2 (en) Electronic component and method and structure for mounting semiconductor device
US7361990B2 (en) Reducing cracking of high-lead or lead-free bumps by matching sizes of contact pads and bump pads
KR100629298B1 (en) Electronic device
KR100548855B1 (en) Solder
KR100719905B1 (en) Sn-bi alloy solder and semiconductor using the same
JP6352205B2 (en) Structure for joining the intermetallic compound on the copper pillar bumps
US20030022477A1 (en) Formation of electroplate solder on an organic circuit board for flip chip joints and board to board solder joints
KR100592609B1 (en) Method for forming bump and method for making semiconductor device
US6336262B1 (en) Process of forming a capacitor with multi-level interconnection technology
KR100876485B1 (en) ubm layer of tin content enabling the use of a number of solder bumps
US6250541B1 (en) Method of forming interconnections on electronic modules
US5160409A (en) Solder plate reflow method for forming a solder bump on a circuit trace intersection
US7427557B2 (en) Methods of forming bumps using barrier layers as etch masks
CN102810522B (en) Packaging structures and methods
US6592019B2 (en) Pillar connections for semiconductor chips and method of manufacture
CN1681099B (en) Method for forming interconnection structure
US7125745B2 (en) Multi-chip package substrate for flip-chip and wire bonding

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JADHAV, VIRENDRA R.;SHAH, JAYSHREE;SRIVASTAVA, KAMALESH K.;REEL/FRAME:020221/0198

Effective date: 20071130

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: ULTRATECH, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES;REEL/FRAME:031111/0438

Effective date: 20130805

FPAY Fee payment

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY