ATE506751T1 - Voreinstellschaltung für einen spannungsgesteuerten oszillator - Google Patents

Voreinstellschaltung für einen spannungsgesteuerten oszillator

Info

Publication number
ATE506751T1
ATE506751T1 AT03798305T AT03798305T ATE506751T1 AT E506751 T1 ATE506751 T1 AT E506751T1 AT 03798305 T AT03798305 T AT 03798305T AT 03798305 T AT03798305 T AT 03798305T AT E506751 T1 ATE506751 T1 AT E506751T1
Authority
AT
Austria
Prior art keywords
frequency
controlled oscillator
voltage
circuit
preset
Prior art date
Application number
AT03798305T
Other languages
English (en)
Inventor
Olivier Charlon
Original Assignee
St Ericsson Sa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by St Ericsson Sa filed Critical St Ericsson Sa
Application granted granted Critical
Publication of ATE506751T1 publication Critical patent/ATE506751T1/de

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
    • H03L7/187—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop
    • H03L7/189—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop comprising a D/A converter for generating a coarse tuning voltage
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Oscillators With Electromechanical Resonators (AREA)
AT03798305T 2002-09-26 2003-09-15 Voreinstellschaltung für einen spannungsgesteuerten oszillator ATE506751T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/259,012 US6914489B2 (en) 2002-09-26 2002-09-26 Voltage-controlled oscillator presetting circuit
PCT/IB2003/004095 WO2004030216A1 (en) 2002-09-26 2003-09-15 Voltage-controlled oscillator presetting circuit

Publications (1)

Publication Number Publication Date
ATE506751T1 true ATE506751T1 (de) 2011-05-15

Family

ID=32029408

Family Applications (1)

Application Number Title Priority Date Filing Date
AT03798305T ATE506751T1 (de) 2002-09-26 2003-09-15 Voreinstellschaltung für einen spannungsgesteuerten oszillator

Country Status (10)

Country Link
US (1) US6914489B2 (de)
EP (1) EP1547249B1 (de)
JP (1) JP4742219B2 (de)
KR (1) KR101035827B1 (de)
CN (1) CN100344065C (de)
AT (1) ATE506751T1 (de)
AU (1) AU2003260874A1 (de)
DE (1) DE60336832D1 (de)
TW (1) TWI325692B (de)
WO (1) WO2004030216A1 (de)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100574980B1 (ko) * 2004-04-26 2006-05-02 삼성전자주식회사 빠른 주파수 락을 위한 위상 동기 루프
CN100525072C (zh) * 2005-02-03 2009-08-05 中国科学院半导体研究所 高精度高线性度数模混合信号环路压控振荡器
CN100525071C (zh) * 2005-02-03 2009-08-05 中国科学院半导体研究所 具有工艺误差补偿的数模混合信号环路压控振荡器
US7323944B2 (en) * 2005-04-11 2008-01-29 Qualcomm Incorporated PLL lock management system
US7613268B2 (en) * 2005-04-23 2009-11-03 Nortel Networks Limited Method and apparatus for designing a PLL
US7403063B2 (en) * 2005-11-23 2008-07-22 Mediatek Inc. Apparatus and method for tuning center frequency of a filter
KR100738960B1 (ko) * 2006-02-22 2007-07-12 주식회사 하이닉스반도체 피엘엘 및 그 제어방법
CN101079630B (zh) * 2006-05-23 2010-05-12 中兴通讯股份有限公司 一种用于实现时钟相位平滑切换的数字锁相环装置及方法
US7471126B2 (en) * 2006-10-18 2008-12-30 Faraday Technology Corp. Phase locked loop utilizing frequency folding
JP4374463B2 (ja) * 2006-12-26 2009-12-02 日本電波工業株式会社 発振周波数制御回路
CN101534120B (zh) * 2009-04-09 2011-09-14 华为技术有限公司 锁相环电路及其充电方法
CN101826858B (zh) * 2010-02-25 2012-02-22 华为终端有限公司 一种展频装置、生成展频时钟信号的方法及数字电路系统
US8248167B2 (en) * 2010-06-28 2012-08-21 Mstar Semiconductor, Inc. VCO frequency temperature compensation system for PLLs
TWI419472B (zh) * 2010-11-16 2013-12-11 Mstar Semiconductor Inc 鎖相迴路
TWI419471B (zh) * 2010-11-19 2013-12-11 Mstar Semiconductor Inc 具有校正功能之鎖相迴路及其校正方法
CN103259538B (zh) * 2012-02-15 2016-04-06 珠海扬智电子科技有限公司 具有防骇功能的芯片及其控制方法
CN106230434B (zh) * 2016-07-18 2019-01-08 北华航天工业学院 一种混合锁相环
US10566980B2 (en) * 2018-03-19 2020-02-18 Stmicroelectronics International N.V. Use of a raw oscillator and frequency locked loop to quicken lock time of frequency locked loop
US10594325B2 (en) 2018-07-06 2020-03-17 Shenzhen GOODIX Technology Co., Ltd. Fast wakeup for crystal oscillator
US12453493B2 (en) * 2021-11-04 2025-10-28 Cirrus Logic Inc. Measurement circuitry

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4929918A (en) 1989-06-07 1990-05-29 International Business Machines Corporation Setting and dynamically adjusting VCO free-running frequency at system level
US5563552A (en) * 1994-01-28 1996-10-08 International Business Machines Corporation System and method for calibrating damping factor of analog PLL
GB2330258B (en) * 1997-10-07 2001-06-20 Nec Technologies Phase locked loop circuit
DE19906561B4 (de) * 1999-02-17 2005-08-25 Dosch & Amand Gmbh & Co. Kg Phasenregelkreis
FR2798019B1 (fr) * 1999-08-26 2002-08-16 Cit Alcatel Synthetiseur de frequences a boucle de phase
JP3571615B2 (ja) * 2000-05-12 2004-09-29 株式会社ケンウッド Ｐｌｌ回路
US6735181B1 (en) * 2000-06-26 2004-05-11 Atmel Corporation Wireless transceiver with subtractive filter compensating both transmit and receive artifacts
US6459253B1 (en) * 2000-09-05 2002-10-01 Telefonaktiebolaget Lm Ericsson (Publ) Bandwidth calibration for frequency locked loop
US6552618B2 (en) * 2000-12-13 2003-04-22 Agere Systems Inc. VCO gain self-calibration for low voltage phase lock-loop applications
JP2002204162A (ja) * 2000-12-28 2002-07-19 Kenwood Corp 周波数シンセサイザ、移動通信装置及び発振信号生成方法

Also Published As

Publication number Publication date
US6914489B2 (en) 2005-07-05
AU2003260874A1 (en) 2004-04-19
KR101035827B1 (ko) 2011-05-20
WO2004030216A1 (en) 2004-04-08
JP4742219B2 (ja) 2011-08-10
EP1547249A1 (de) 2005-06-29
TWI325692B (en) 2010-06-01
JP2006500857A (ja) 2006-01-05
DE60336832D1 (de) 2011-06-01
US20040061559A1 (en) 2004-04-01
KR20050070000A (ko) 2005-07-05
CN1685614A (zh) 2005-10-19
EP1547249B1 (de) 2011-04-20
TW200419914A (en) 2004-10-01
CN100344065C (zh) 2007-10-17

Similar Documents

Publication Publication Date Title
DE60336832D1 (de) Voreinstellschaltung für einen spannungsgesteuerten oszillator
ATE284092T1 (de) Schleifenfilter mit einem switched-capacitor- widerstand für einen phasenregelkreis
JP2003347936A5 (de)
JP2000228635A (ja) Ｆｍ送信機
US8044725B2 (en) Signal generator with directly-extractable DDS signal source
JP4076558B2 (ja) Ａｍ／ｆｍラジオ受信機およびこれに用いる局部発振回路
JPH09186587A (ja) Ｐｌｌ回路
JP2004096470A (ja) 位相ロックドループ回路
JPH08139525A (ja) 電圧制御型ｓａｗ発振器
JP2001237700A (ja) 位相同期ループ回路
JPH0529933A (ja) 位相同期発振装置
JP3957311B2 (ja) Ｆｍ送信機
JP3248453B2 (ja) 発振装置
KR960039655A (ko) 초고주파 발진기의 위상고정루프
JP3957314B2 (ja) Ｆｍ送信機
JP3957312B2 (ja) Ｆｍ送信機
JPH06276096A (ja) 高速引込みの ｐｌｌ式周波数シンセサイザ
JP2000151450A (ja) 局部発振回路およびその局部発振回路を含む受信回路
JPH02192318A (ja) 周波数シンセサイザ
JP2000077939A (ja) プログラマブル水晶発振器
JPS5820169B2 (ja) 無線通信機の回路
JPH0362730A (ja) 周波数シンセサイザ
JPS5829010B2 (ja) 周波数シンセサイザ−
JPS59152735A (ja) 送受信装置
JPS62140517A (ja) Ｐｌｌ回路

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties