ATE378691T1 - Layout und verfahren für eine anordnung mit segmentierter blm (ball limiting metallurgy) für ein- und ausgänge - Google Patents

Layout und verfahren für eine anordnung mit segmentierter blm (ball limiting metallurgy) für ein- und ausgänge

Info

Publication number
ATE378691T1
ATE378691T1 AT01944413T AT01944413T ATE378691T1 AT E378691 T1 ATE378691 T1 AT E378691T1 AT 01944413 T AT01944413 T AT 01944413T AT 01944413 T AT01944413 T AT 01944413T AT E378691 T1 ATE378691 T1 AT E378691T1
Authority
AT
Austria
Prior art keywords
blm
layout
inputs
outputs
arrangement
Prior art date
Application number
AT01944413T
Other languages
English (en)
Inventor
Krishna Sheshan
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of ATE378691T1 publication Critical patent/ATE378691T1/de

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/0501—Shape
    • H01L2224/05016—Shape in side view
    • H01L2224/05017—Shape in side view comprising protrusions or indentations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05551—Shape comprising apertures or cavities
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05556—Shape in side view
    • H01L2224/05557—Shape in side view comprising protrusions or indentations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05575—Plural external layers
    • H01L2224/05578—Plural external layers being disposed next to each other, e.g. side-to-side arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01022—Titanium [Ti]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01024—Chromium [Cr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0103—Zinc [Zn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01049—Indium [In]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01051—Antimony [Sb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01073—Tantalum [Ta]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01076—Osmium [Os]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1433—Application-specific integrated circuit [ASIC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30107—Inductance

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Pinball Game Machines (AREA)
  • Electron Beam Exposure (AREA)
AT01944413T 2000-06-28 2001-06-07 Layout und verfahren für eine anordnung mit segmentierter blm (ball limiting metallurgy) für ein- und ausgänge ATE378691T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/606,319 US7034402B1 (en) 2000-06-28 2000-06-28 Device with segmented ball limiting metallurgy

Publications (1)

Publication Number Publication Date
ATE378691T1 true ATE378691T1 (de) 2007-11-15

Family

ID=24427488

Family Applications (1)

Application Number Title Priority Date Filing Date
AT01944413T ATE378691T1 (de) 2000-06-28 2001-06-07 Layout und verfahren für eine anordnung mit segmentierter blm (ball limiting metallurgy) für ein- und ausgänge

Country Status (9)

Country Link
US (3) US7034402B1 (de)
EP (1) EP1297571B1 (de)
CN (1) CN1255875C (de)
AT (1) ATE378691T1 (de)
AU (1) AU2001266828A1 (de)
DE (1) DE60131402T2 (de)
HK (1) HK1052081A1 (de)
MY (2) MY134545A (de)
WO (1) WO2002001637A2 (de)

Families Citing this family (54)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6642136B1 (en) * 2001-09-17 2003-11-04 Megic Corporation Method of making a low fabrication cost, high performance, high reliability chip scale package
US7034402B1 (en) * 2000-06-28 2006-04-25 Intel Corporation Device with segmented ball limiting metallurgy
US6815324B2 (en) * 2001-02-15 2004-11-09 Megic Corporation Reliable metal bumps on top of I/O pads after removal of test probe marks
US8158508B2 (en) * 2001-03-05 2012-04-17 Megica Corporation Structure and manufacturing method of a chip scale package
US6818545B2 (en) * 2001-03-05 2004-11-16 Megic Corporation Low fabrication cost, fine pitch and high reliability solder bump
TWI313507B (en) 2002-10-25 2009-08-11 Megica Corporatio Method for assembling chips
US6541303B2 (en) * 2001-06-20 2003-04-01 Micron Technology, Inc. Method for conducting heat in a flip-chip assembly
US7099293B2 (en) 2002-05-01 2006-08-29 Stmicroelectronics, Inc. Buffer-less de-skewing for symbol combination in a CDMA demodulator
TWI245402B (en) * 2002-01-07 2005-12-11 Megic Corp Rod soldering structure and manufacturing process thereof
JP3742057B2 (ja) 2002-12-25 2006-02-01 株式会社バッファロー 無線情報通信における電波状態の解析技術
JP4758614B2 (ja) * 2003-04-07 2011-08-31 ローム・アンド・ハース・エレクトロニック・マテリアルズ，エル．エル．シー． 電気めっき組成物および方法
KR100520239B1 (ko) * 2003-06-17 2005-10-11 삼성전자주식회사 반도체 장치의 신호버스라인 배치구조 및 방법
JP2005012209A (ja) * 2003-06-17 2005-01-13 Samsung Electronics Co Ltd 半導体装置の信号バスラインレイアウト構造及びその方法
US7470997B2 (en) * 2003-07-23 2008-12-30 Megica Corporation Wirebond pad for semiconductor chip or wafer
US7326859B2 (en) * 2003-12-16 2008-02-05 Intel Corporation Printed circuit boards having pads for solder balls and methods for the implementation thereof
US8067837B2 (en) * 2004-09-20 2011-11-29 Megica Corporation Metallization structure over passivation layer for IC chip
US7187078B2 (en) * 2004-09-13 2007-03-06 Taiwan Semiconductor Manufacturing Co. Ltd. Bump structure
DE102004046699A1 (de) * 2004-09-24 2006-04-13 Infineon Technologies Ag Anordnung zum Verbinden von Kontaktflächen durch eine sich verfestigende Flüssigkeit
US8294279B2 (en) * 2005-01-25 2012-10-23 Megica Corporation Chip package with dam bar restricting flow of underfill
US7375431B1 (en) 2005-03-18 2008-05-20 National Semiconductor Corporation Solder bump formation in electronics packaging
US8405220B1 (en) 2005-03-23 2013-03-26 Marvell International Ltd. Structures, architectures, systems, methods, algorithms and software for configuring an integrated circuit for multiple packaging types
US7586199B1 (en) * 2005-03-23 2009-09-08 Marvell International Ltd. Structures, architectures, systems, methods, algorithms and software for configuring and integrated circuit for multiple packaging types
US7420280B1 (en) 2005-05-02 2008-09-02 National Semiconductor Corporation Reduced stress under bump metallization structure
US20070001301A1 (en) * 2005-06-08 2007-01-04 Yongqian Wang Under bump metallization design to reduce dielectric layer delamination
JP4890835B2 (ja) * 2005-10-28 2012-03-07 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
EP2007273B1 (de) * 2006-04-07 2017-01-25 Novarix Ltd. Venennavigationsvorrichtung
US7635643B2 (en) * 2006-04-26 2009-12-22 International Business Machines Corporation Method for forming C4 connections on integrated circuit chips and the resulting devices
US20080284009A1 (en) * 2007-05-16 2008-11-20 Heikyung Min Dimple free gold bump for drive IC
CN101755334B (zh) * 2007-07-25 2011-08-31 富士通半导体股份有限公司 半导体器件
US7667335B2 (en) * 2007-09-20 2010-02-23 Stats Chippac, Ltd. Semiconductor package with passivation island for reducing stress on solder bumps
US7911803B2 (en) * 2007-10-16 2011-03-22 International Business Machines Corporation Current distribution structure and method
US20090189298A1 (en) * 2008-01-28 2009-07-30 Fu-Chung Wu Bonding pad structure and debug method thereof
US8212357B2 (en) * 2008-08-08 2012-07-03 International Business Machines Corporation Combination via and pad structure for improved solder bump electromigration characteristics
US8916464B2 (en) 2008-12-29 2014-12-23 International Business Machines Corporation Structures and methods for improving solder bump connections in semiconductor devices
US7985671B2 (en) * 2008-12-29 2011-07-26 International Business Machines Corporation Structures and methods for improving solder bump connections in semiconductor devices
US7871919B2 (en) * 2008-12-29 2011-01-18 International Business Machines Corporation Structures and methods for improving solder bump connections in semiconductor devices
US9859235B2 (en) * 2009-01-26 2018-01-02 Taiwan Semiconductor Manufacturing Company, Ltd. Underbump metallization structure
TWI394253B (zh) * 2009-03-25 2013-04-21 Advanced Semiconductor Eng 具有凸塊之晶片及具有凸塊之晶片之封裝結構
US8299611B2 (en) 2009-04-08 2012-10-30 International Business Machines Corporation Ball-limiting-metallurgy layers in solder ball structures
US8084858B2 (en) * 2009-04-15 2011-12-27 International Business Machines Corporation Metal wiring structures for uniform current density in C4 balls
KR101652386B1 (ko) * 2009-10-01 2016-09-12 삼성전자주식회사 집적회로 칩 및 이의 제조방법과 집적회로 칩을 구비하는 플립 칩 패키지 및 이의 제조방법
GB2482894B (en) 2010-08-18 2014-11-12 Cambridge Silicon Radio Ltd Interconnection structure
JP5581972B2 (ja) * 2010-10-27 2014-09-03 アイシン・エィ・ダブリュ株式会社 電子部品、及び電子装置
US8963326B2 (en) 2011-12-06 2015-02-24 Stats Chippac, Ltd. Semiconductor device and method of forming patterned repassivation openings between RDL and UBM to reduce adverse effects of electro-migration
TWI490992B (zh) * 2011-12-09 2015-07-01 Chipmos Technologies Inc 半導體結構
US8624404B1 (en) * 2012-06-25 2014-01-07 Advanced Micro Devices, Inc. Integrated circuit package having offset vias
CN104080270A (zh) * 2013-03-25 2014-10-01 飞思卡尔半导体公司 用于电路板的分离垫
KR20150059835A (ko) * 2013-11-25 2015-06-03 에스케이하이닉스 주식회사 관통전극을 갖는 반도체 소자
KR20160009425A (ko) * 2014-07-16 2016-01-26 에스케이하이닉스 주식회사 관통전극을 갖는 반도체소자 및 그 제조방법
US11257774B2 (en) * 2014-08-31 2022-02-22 Skyworks Solutions, Inc. Stack structures in electronic devices including passivation layers for distributing compressive force
US9871013B2 (en) 2014-12-29 2018-01-16 Taiwan Semiconductor Manufacturing Company, Ltd. Contact area design for solder bonding
KR102440119B1 (ko) 2017-08-10 2022-09-05 삼성전자주식회사 반도체 패키지 및 그 제조방법
US20200006273A1 (en) * 2018-06-28 2020-01-02 Intel Corporation Microelectronic device interconnect structure
CN111613596B (zh) * 2019-02-25 2022-01-14 中芯国际集成电路制造(上海)有限公司 封装结构及其形成方法

Family Cites Families (70)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6016103B2 (ja) 1977-09-13 1985-04-23 セイコーエプソン株式会社 半導体集積回路
JPS5444881A (en) 1977-09-16 1979-04-09 Nec Corp Electrode wiring structure of integrated circuit
US4233337A (en) * 1978-05-01 1980-11-11 International Business Machines Corporation Method for forming semiconductor contacts
JPS57106056A (en) 1980-12-23 1982-07-01 Mitsubishi Electric Corp Electrode structural body of semiconductor device
JPS607758A (ja) 1983-06-27 1985-01-16 Nec Corp 半導体装置
JPS6149452A (ja) 1984-08-17 1986-03-11 Matsushita Electronics Corp 半導体素子
JPS62176140A (ja) 1986-01-30 1987-08-01 Seiko Epson Corp 半導体集積回路におけるパツド形状
DE3815266A1 (de) * 1988-05-05 1989-11-16 Metallgesellschaft Ag Elektrolyseur
JPH0319248A (ja) 1989-06-15 1991-01-28 Nec Corp 半導体装置
US5074947A (en) * 1989-12-18 1991-12-24 Epoxy Technology, Inc. Flip chip technology using electrically conductive polymers and dielectrics
FR2658509B1 (de) 1990-02-22 1992-06-12 Roussel Uclaf
US5089877A (en) * 1990-06-06 1992-02-18 Sgs-Thomson Microelectronics, Inc. Zero power ic module
JPH0513418A (ja) 1991-07-04 1993-01-22 Mitsubishi Electric Corp 半導体装置およびその製造方法
JP2988075B2 (ja) * 1991-10-19 1999-12-06 日本電気株式会社 半導体装置
JPH05166814A (ja) * 1991-12-13 1993-07-02 Fujitsu Ltd 半田バンプ及びその製造方法
JPH05206198A (ja) 1992-01-29 1993-08-13 Nec Corp 半導体装置
US5578526A (en) * 1992-03-06 1996-11-26 Micron Technology, Inc. Method for forming a multi chip module (MCM)
JP3383329B2 (ja) * 1992-08-27 2003-03-04 株式会社東芝 半導体装置の製造方法
US5436412A (en) * 1992-10-30 1995-07-25 International Business Machines Corporation Interconnect structure having improved metallization
US5410184A (en) 1993-10-04 1995-04-25 Motorola Microelectronic package comprising tin-copper solder bump interconnections, and method for forming same
US5426266A (en) * 1993-11-08 1995-06-20 Planar Systems, Inc. Die bonding connector and method
JPH07335679A (ja) 1994-06-03 1995-12-22 Fujitsu Ten Ltd アルミポストのはんだ付け構造
US5492863A (en) * 1994-10-19 1996-02-20 Motorola, Inc. Method for forming conductive bumps on a semiconductor device
US5492235A (en) 1995-12-18 1996-02-20 Intel Corporation Process for single mask C4 solder bump fabrication
US6300688B1 (en) * 1994-12-07 2001-10-09 Quicklogic Corporation Bond pad having vias usable with antifuse process technology
JPH08204136A (ja) * 1995-01-31 1996-08-09 Rohm Co Ltd 半導体装置
KR100327442B1 (ko) * 1995-07-14 2002-06-29 구본준, 론 위라하디락사 반도체소자의범프구조및형성방법
US5674780A (en) 1995-07-24 1997-10-07 Motorola, Inc. Method of forming an electrically conductive polymer bump over an aluminum electrode
JPH0982714A (ja) 1995-09-14 1997-03-28 Citizen Watch Co Ltd 半導体集積回路の入出力端子
JP3457123B2 (ja) * 1995-12-07 2003-10-14 株式会社リコー 半導体装置
KR100216839B1 (ko) * 1996-04-01 1999-09-01 김규현 Bga 반도체 패키지의 솔더 볼 랜드 메탈 구조
US5903058A (en) * 1996-07-17 1999-05-11 Micron Technology, Inc. Conductive bumps on die for flip chip application
US5883435A (en) * 1996-07-25 1999-03-16 International Business Machines Corporation Personalization structure for semiconductor devices
JP3629872B2 (ja) 1997-01-24 2005-03-16 日本ゼオン株式会社 芳香族ビニル−共役ジエンブロック共重合体およびその製造方法
JPH10270484A (ja) 1997-03-25 1998-10-09 Matsushita Electron Corp 半導体装置およびその製造方法
US5929521A (en) * 1997-03-26 1999-07-27 Micron Technology, Inc. Projected contact structure for bumped semiconductor device and resulting articles and assemblies
JP3592486B2 (ja) * 1997-06-18 2004-11-24 株式会社東芝 ハンダ付け装置
US6121065A (en) * 1997-09-26 2000-09-19 Institute Of Microelectronics Wafer scale burn-in testing
US6875681B1 (en) 1997-12-31 2005-04-05 Intel Corporation Wafer passivation structure and method of fabrication
US6927491B1 (en) * 1998-12-04 2005-08-09 Nec Corporation Back electrode type electronic part and electronic assembly with the same mounted on printed circuit board
SG93278A1 (en) * 1998-12-21 2002-12-17 Mou Shiung Lin Top layers of metal for high performance ics
US6075712A (en) * 1999-01-08 2000-06-13 Intel Corporation Flip-chip having electrical contact pads on the backside of the chip
US6179200B1 (en) * 1999-02-03 2001-01-30 Industrial Technology Research Institute Method for forming solder bumps of improved height and devices formed
US6306680B1 (en) * 1999-02-22 2001-10-23 General Electric Company Power overlay chip scale packages for discrete power devices
US6387734B1 (en) * 1999-06-11 2002-05-14 Fujikura Ltd. Semiconductor package, semiconductor device, electronic device and production method for semiconductor package
KR20010004529A (ko) * 1999-06-29 2001-01-15 김영환 웨이퍼 레벨 패키지 및 그의 제조 방법
US6596624B1 (en) * 1999-07-31 2003-07-22 International Business Machines Corporation Process for making low dielectric constant hollow chip structures by removing sacrificial dielectric material after the chip is joined to a chip carrier
JP4021104B2 (ja) * 1999-08-05 2007-12-12 セイコーインスツル株式会社 バンプ電極を有する半導体装置
US6191023B1 (en) * 1999-11-18 2001-02-20 Taiwan Semiconductor Manufacturing Company Method of improving copper pad adhesion
JP2001196413A (ja) * 2000-01-12 2001-07-19 Mitsubishi Electric Corp 半導体装置、該半導体装置の製造方法、ｃｍｐ装置、及びｃｍｐ方法
TW437030B (en) * 2000-02-03 2001-05-28 Taiwan Semiconductor Mfg Bonding pad structure and method for making the same
US6396148B1 (en) * 2000-02-10 2002-05-28 Epic Technologies, Inc. Electroless metal connection structures and methods
US6495917B1 (en) * 2000-03-17 2002-12-17 International Business Machines Corporation Method and structure of column interconnect
JP2001291720A (ja) * 2000-04-05 2001-10-19 Hitachi Ltd 半導体集積回路装置および半導体集積回路装置の製造方法
JP4750926B2 (ja) * 2000-06-06 2011-08-17 富士通セミコンダクター株式会社 半導体装置
US7034402B1 (en) * 2000-06-28 2006-04-25 Intel Corporation Device with segmented ball limiting metallurgy
JP3523189B2 (ja) * 2000-12-27 2004-04-26 株式会社東芝 半導体装置
US6815324B2 (en) * 2001-02-15 2004-11-09 Megic Corporation Reliable metal bumps on top of I/O pads after removal of test probe marks
DE10109799A1 (de) * 2001-03-01 2002-09-05 Henkel Kgaa 3in1-Geschirrspülmittel und Verfahren zur Herstellung derselben
JP4248761B2 (ja) * 2001-04-27 2009-04-02 新光電気工業株式会社 半導体パッケージ及びその製造方法並びに半導体装置
US6686664B2 (en) * 2001-04-30 2004-02-03 International Business Machines Corporation Structure to accommodate increase in volume expansion during solder reflow
US6437431B1 (en) * 2001-08-07 2002-08-20 Lsi Logic Corporation Die power distribution system
JP3548553B2 (ja) * 2001-10-10 2004-07-28 Ｎｅｃマイクロシステム株式会社 半導体装置およびその内部電源端子間の電源配線方法
US20030122258A1 (en) * 2001-12-28 2003-07-03 Sudhakar Bobba Current crowding reduction technique using slots
US6841413B2 (en) * 2002-01-07 2005-01-11 Intel Corporation Thinned die integrated circuit package
FR2842351A1 (fr) * 2002-07-12 2004-01-16 St Microelectronics Sa Adaptation d'un circuit integre a des besoins specifiques
US7023067B2 (en) * 2003-01-13 2006-04-04 Lsi Logic Corporation Bond pad design
US6913946B2 (en) * 2003-06-13 2005-07-05 Aptos Corporation Method of making an ultimate low dielectric device
US7329951B2 (en) * 2005-04-27 2008-02-12 International Business Machines Corporation Solder bumps in flip-chip technologies
TWI295498B (en) * 2005-09-30 2008-04-01 Siliconware Precision Industries Co Ltd Semiconductor element with conductive bumps and fabrication method thereof

Also Published As

Publication number Publication date
HK1052081A1 (en) 2003-08-29
WO2002001637A3 (en) 2002-09-26
CN1455955A (zh) 2003-11-12
MY134545A (en) 2007-12-31
DE60131402T2 (de) 2008-09-18
MY152171A (en) 2014-08-15
CN1255875C (zh) 2006-05-10
EP1297571B1 (de) 2007-11-14
US20060131748A1 (en) 2006-06-22
US7033923B2 (en) 2006-04-25
DE60131402D1 (de) 2007-12-27
US7034402B1 (en) 2006-04-25
WO2002001637A2 (en) 2002-01-03
WO2002001637A9 (en) 2003-11-20
US20050158980A1 (en) 2005-07-21
EP1297571A2 (de) 2003-04-02
AU2001266828A1 (en) 2002-01-08

Similar Documents

Publication Publication Date Title
ATE378691T1 (de) Layout und verfahren für eine anordnung mit segmentierter blm (ball limiting metallurgy) für ein- und ausgänge
ATE534144T1 (de) Wafer mit schreibspuren mit externen pads und/oder aktiven schaltungen zum matrizenprüfen
TW200610117A (en) Bump structure of semiconductor package and fabrication method thereof
ATE544179T1 (de) Ballbegrenzende metallurgie für ein- und ausgänge und deren herstellungsverfahren
DE60101275D1 (de) Kryptographisches verfahren und mikroschaltung für chipkarte
MY112466A (en) Bumped semiconductor device and method for probing the same
DE602006014412D1 (de) Verpackung von integrierten Schaltungen
ES2123342T3 (es) Tarjetas de chip sin contacto.
TW200503221A (en) Semiconductor device having a bond pad and method therefor
WO2004102653A8 (ja) 半導体装置およびインターポーザー
EP1381085A3 (de) Integriertes Halbleiterschaltkreisbauelement und Entwurfsverfahren von Mustern für integriertes Halbleiterschaltkreisbauelement
KR980005922A (ko) 낮은 루프 와이어 본딩
TW200709316A (en) Substrate and testing method thereof
DE60100747D1 (de) Elektromechanische vorrichtung zum testen von ic-chips, die für die erste und die zweite aneinander gepresste substratgruppe benutzt werden
ATE350067T1 (de) Verfahren zur bestimmung der wirkungen von botulinum-toxinen
WO2004017047A3 (fr) Procede, dispositif et machine d'essai de flexion pure eventuellement alternee
DE60121820D1 (de) Verfahren zur Herstellung integrierter Schaltungen mit verbesserten Leiterbahnen in sogenannter "Sägebügel"-Form
TW200743168A (en) Test component for bump process and test method thereof
DE502004012203D1 (de) Vorrichtung zum Positionieren von Messgeräten
TW353210B (en) Method of integrated circuit burn-in and wafer structure of performing burn-in
EP0817264A3 (de) Halbleiteranordnung
CN101472392B (zh) 焊垫结构及应用其的除错方法
Hester The Impending Crisis In Analog Test
Flores Pérez et al. Service Management Model based on Lean Service Tools to Increase the Productivity Level of Operations in Peruvian SMEs in the Sports Sector
ATE448486T1 (de) Einrichtung, system und verfahren zum prüfen und analysieren integrierter schaltungen.

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties