WO2017156803A1 - 一种石墨烯薄膜晶体管的制备方法 - Google Patents

一种石墨烯薄膜晶体管的制备方法 Download PDF

Info

Publication number
WO2017156803A1
WO2017156803A1 PCT/CN2016/078391 CN2016078391W WO2017156803A1 WO 2017156803 A1 WO2017156803 A1 WO 2017156803A1 CN 2016078391 W CN2016078391 W CN 2016078391W WO 2017156803 A1 WO2017156803 A1 WO 2017156803A1
Authority
WO
WIPO (PCT)
Prior art keywords
graphene
layer
thin film
film transistor
metal layer
Prior art date
Application number
PCT/CN2016/078391
Other languages
English (en)
French (fr)
Inventor
王选芸
Original Assignee
武汉华星光电技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 武汉华星光电技术有限公司 filed Critical 武汉华星光电技术有限公司
Priority to KR1020187026125A priority Critical patent/KR102173432B1/ko
Priority to GB1815315.5A priority patent/GB2563365B/en
Priority to US15/126,584 priority patent/US10128453B2/en
Priority to EA201800470A priority patent/EA036020B1/ru
Priority to JP2018547909A priority patent/JP6719581B2/ja
Publication of WO2017156803A1 publication Critical patent/WO2017156803A1/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66015—Multistep manufacturing processes of devices having a semiconductor body comprising semiconducting carbon, e.g. diamond, diamond-like carbon, graphene
    • H01L29/66037—Multistep manufacturing processes of devices having a semiconductor body comprising semiconducting carbon, e.g. diamond, diamond-like carbon, graphene the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66045—Field-effect transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
    • H01L29/1606—Graphene
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01B—CABLES; CONDUCTORS; INSULATORS; SELECTION OF MATERIALS FOR THEIR CONDUCTIVE, INSULATING OR DIELECTRIC PROPERTIES
    • H01B1/00—Conductors or conductive bodies characterised by the conductive materials; Selection of materials as conductors
    • H01B1/20—Conductive material dispersed in non-conductive organic material
    • H01B1/24—Conductive material dispersed in non-conductive organic material the conductive material comprising carbon-silicon compounds, carbon or silicon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02425—Conductive materials, e.g. metallic silicides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02527—Carbon, e.g. diamond-like carbon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02656—Special treatments
    • H01L21/02664—Aftertreatments
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3065—Plasma etching; Reactive-ion etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78684—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising semiconductor materials of Group IV not being silicon, or alloys including an element of the group IV, e.g. Ge, SiN alloys, SiC alloys
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having potential barriers
    • H10K10/40—Organic transistors
    • H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
    • H10K10/462—Insulated gate field-effect transistors [IGFETs]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having potential barriers
    • H10K10/40—Organic transistors
    • H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
    • H10K10/462—Insulated gate field-effect transistors [IGFETs]
    • H10K10/484—Insulated gate field-effect transistors [IGFETs] characterised by the channel regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00

Definitions

  • the present invention relates to the field of thin films, and in particular to a method for preparing a graphene thin film transistor.
  • Graphene is a new type of material with good electrical conductivity and light transmission properties. With the development of touch screen, liquid crystal display and other technologies, and the excellent mechanical strength and flexibility of graphene, it is made on thin film transistors. The application has gradually become a hot topic of research.
  • the method steps for fabricating a graphene thin film transistor mainly include: forming graphene on the surface of the copper foil; coating the surface of the graphene with an organic polymer material, such as polymethyl methacrylate (English name: Polymeric Methyl Methacrylate (PMMA); a film composed of PMMA, graphene and copper foil is placed in a copper etching solution to etch away the copper foil; then PMMA is dissolved, and a source and a drain are formed on the surface of the graphene by photolithography or the like. Thereby forming a complete graphene thin film transistor.
  • an organic polymer material such as polymethyl methacrylate (English name: Polymeric Methyl Methacrylate (PMMA)
  • PMMA Polymeric Methyl Methacrylate
  • Embodiments of the present invention provide a method for preparing a graphene thin film transistor to solve the problem of increased contact resistance caused by residual organic polymer material on the surface of graphene in the prior art preparation method.
  • Embodiments of the present invention provide a method for fabricating a graphene thin film transistor, including:
  • the method further comprises: washing the copper foil in ethanol, acetone, 0.5 mol/L of dilute hydrochloric acid.
  • the metal layer is deposited on the surface of the graphene by electron beam evaporation or magnetron sputtering.
  • the metal layer has a thickness of 5 nm to 50 nm.
  • the metal layer comprises a single metal layer or a composite metal layer.
  • each metal layer has the same thickness.
  • the metal used for the metal layer includes titanium, gold, nickel, palladium or platinum.
  • the density of the support layer is smaller than the density of the copper etching solution.
  • the support layer is a polyurethane material.
  • the target substrate comprises an insulating layer
  • the material of the insulating layer comprises silicon dioxide, silicon carbide, glass or sapphire.
  • Embodiments of the present invention provide a method for preparing a graphene thin film transistor, and the preparation method includes:
  • the method further comprises: washing the copper foil in ethanol, acetone, and 0.5 mol/L of dilute hydrochloric acid.
  • graphene is deposited on the surface of a copper foil by chemical vapor deposition.
  • the metal layer is deposited on the surface of the graphene by electron beam evaporation or magnetron sputtering.
  • the thickness of the metal layer is 5 nm to 50 nm.
  • the metal layer comprises a single metal layer or a composite metal layer.
  • the metal used for the metal layer includes titanium, gold, nickel, palladium or platinum.
  • the density of the support layer is less than the density of the copper etching solution.
  • the support layer is a polyurethane material.
  • the target substrate comprises an insulating layer, wherein the material of the insulating layer comprises silicon dioxide, silicon carbide, glass or sapphire.
  • the graphene layer is protected by depositing a metal layer on the surface of the graphene layer, so that the graphene layer is not in direct contact with the support layer and the photoresist.
  • the source-drain electrode and the graphene layer can be completely contacted, and the contact resistance between the source-drain electrode and the graphene is lowered, thereby solving the existing preparation method due to the graphene layer.
  • the surface remains of PMMA and the photoresist causes a problem that the contact resistance between the source drain electrode and the graphene increases.
  • FIG. 1 is a flow chart of a preferred embodiment of a method of fabricating a graphene thin film transistor of the present invention
  • FIG. 2 is a schematic structural view of a graphene film in a method for preparing a graphene thin film transistor of the present invention
  • FIG 3 is a transfer graph of a back gate of a graphene thin film transistor prepared by the preparation method provided by the present invention.
  • FIG. 1 is a flow chart of a preferred embodiment of a method for fabricating a graphene thin film transistor of the present invention.
  • the preparation method comprises the following steps:
  • the graphene film is placed in a copper etching solution, wherein the supporting layer is partially immersed in the copper etching solution, and the metal layer, the graphene layer and the copper foil are completely immersed in the copper etching solution until the copper foil is completely dissolved. Transferring the graphene film from which the copper foil is removed to the target substrate, and removing the support layer;
  • the cleaning operation is as follows: Ethanol, acetone, and 0.5 mol/L of dilute hydrochloric acid are washed until the impurities on the surface of the copper foil are removed, so that the surface of the copper foil reaches the process requirement for growing graphene.
  • a graphene layer is deposited on the surface of the copper foil by chemical vapor deposition.
  • the graphene prepared by chemical vapor deposition has the advantages of high quality and large growth area, and is the main method for preparing high-quality graphene.
  • the principle is to introduce one or more gaseous substances into a reaction chamber to generate a chemical reaction.
  • a new material is deposited on the surface of the substrate.
  • a metal is deposited on the surface of the graphene layer by a magnetron sputtering technique to form a metal layer on the surface of the graphene layer.
  • a magnetron sputtering technique to form a metal layer on the surface of the graphene layer.
  • other techniques such as electron beam evaporation may be used to deposit the metal on the surface of the graphene layer, which is not specifically limited.
  • the metal layer is a composite metal layer comprising two metal layers, wherein a metal layer near the surface of the graphene layer is a titanium metal layer, and a metal layer away from the surface of the graphene layer is a gold metal.
  • a metal layer near the surface of the graphene layer is a titanium metal layer
  • a metal layer away from the surface of the graphene layer is a gold metal.
  • the metal layer may be a single metal layer, or a composite metal layer of three or four layers, and the metal of the metal layer may also be one of titanium, gold, nickel, palladium or platinum.
  • the number of layers of the metal layer and the kind of the metal are not specifically limited herein.
  • the thickness of the metal layer is generally 5 nm to 50 nm. In the preferred embodiment, the thickness of the metal layer is preferably 10 nm, and titanium. The thickness of the metal layer and the gold metal layer were each 5 nm.
  • a support layer is attached to the surface of the metal layer, and the density of the support layer is smaller than the density of the copper etching solution, wherein the density of the support layer is different from the density of the copper etching solution, and the purpose is to utilize
  • the difference in density between the support layer and the copper etching solution causes the supporting layer to float on the surface of the copper etching liquid, that is, in the subsequent step of dissolving the copper foil, the supporting layer can suspend the metal layer, the graphene layer and the copper foil in the copper etching solution In the middle, do not let it fall into the copper corrosion solution.
  • the support layer provides convenience for subsequently transferring the graphene film from which the copper foil is removed to the target substrate.
  • the support layer is a polyurethane material.
  • other materials having a density lower than that of the copper etching solution may be used, and are not specifically limited herein.
  • FIG. 2 is a schematic structural view of the graphene film in the method for preparing the graphene thin film transistor of the present invention.
  • the graphene film includes, in order from bottom to top, a copper foil 21, a graphene layer 22, a metal layer 23, and a support layer 24.
  • the graphene film is placed in the copper etching solution.
  • the supporting layer floats on the surface of the copper etching liquid, and the metal layer and the graphene layer and The copper foil will be immersed in the copper etching solution.
  • the graphene film from which the copper foil is removed is transferred to the target substrate, and the support layer is removed.
  • the target substrate comprises an insulating layer, and it is known from the common general knowledge that the graphene film is transferred onto the insulating layer of the target substrate.
  • the insulating layer is made of a silicon dioxide material.
  • silicon carbide, glass or sapphire materials may also be used, and are not specifically limited herein.
  • a source-drain pattern is defined on the surface of the metal layer by photolithography, and then gold metal is deposited to a corresponding position of the source-drain pattern by magnetron sputtering or electron beam evaporation, and then dry etching is performed.
  • the technique etches away the metal layer of the channel region to expose the graphene layer of the channel region; at the same time, prepares the gate electrode on the side of the target substrate away from the graphene layer, since the source, drain and gate are prepared.
  • the method steps used for the electrodes are prior art and common knowledge is well known to those skilled in the art, and thus will not be further described in the preferred embodiment.
  • a photolithography technique is used to define a source-drain pattern directly on a graphene layer surface, and then a magnetron sputtering technique or an electron beam evaporation technique in a source-drain pattern.
  • a thin layer of titanium metal and a thick layer of gold metal are deposited at corresponding locations to form a source and drain electrode.
  • the graphene layer is in direct contact with the photoresist used in photolithography to dissolve the photoresist.
  • the photoresist remains on the surface of the graphene layer, the contact between the graphene layer and the source and drain electrodes is incomplete, and the contact resistance between the graphene layer and the source and drain electrodes is increased.
  • the photo-deposition pattern is used to define the source-drain pattern on the surface of the metal layer, so that the graphene layer does not contact the photoresist, and does not appear when the photoresist is dissolved.
  • the graphene is protected by the metal layer, ensuring that the graphene layer and the source and drain electrodes are sufficiently Contact reduces the contact resistance of the graphene layer to the source and drain electrodes.
  • the minimum drain current will appear on the left or right side of 0 volts, which destroys the bipolar symmetry of the graphene field effect device, making graphene and The contact resistance between the source and the drain increases. It can also be seen from the figure that Under certain circumstances, when the drain voltage is continuously increased by 5 mv, the drain current increases by the same magnitude, that is, the drain current and the drain voltage. The positive proportional relationship indicates that the graphene thin film transistor has excellent electrical properties.
  • the graphene layer is not in contact with the support layer and the subsequently used photoresist, thereby avoiding the graphene surface.
  • the problem of residue occurs, so that the source and drain electrodes can completely contact with the graphene layer, the contact resistance between the source and drain electrodes and the graphene is reduced, and the current in the graphene thin film transistor is increased, which solves the existing preparation method.
  • the problem that the contact resistance between the source and drain electrodes and the graphene increases due to the residual PMMA and the photoresist on the surface of the graphene layer.
  • the surface of the graphene layer in the graphene thin film transistor prepared according to the preparation method provided by the preferred embodiment has a undulation of less than 0.1 nm, which is much smaller than the surface of the graphene layer in the graphene thin film transistor prepared by the existing preparation method.
  • the degree of undulation is 1 nm, and it can be seen that the graphene thin film transistor prepared by the preparation method of the preferred embodiment has better electrical properties.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Dispersion Chemistry (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Plasma & Fusion (AREA)
  • Materials Engineering (AREA)
  • Thin Film Transistor (AREA)
  • Carbon And Carbon Compounds (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

提供一种石墨烯薄膜晶体管的制备方法，其包括：在铜箔（21）表面沉积石墨烯层（22）；在石墨烯层（22）表面沉积金属层（23）；在金属层（23）表面贴合支撑层（24），形成石墨烯膜片；将石墨烯膜片放在腐蚀溶液中，直至铜箔（21）完全溶解掉，将石墨烯膜片转移至目标衬底，去掉支撑层（24）；在金属层（23）表面上定义源漏极图形，制备源漏极电极，在目标衬底上制备栅极电极。

Description

一种石墨烯薄膜晶体管的制备方法 技术领域
本发明涉及薄膜领域，特别是涉及一种石墨烯薄膜晶体管的制备方法。
 背景技术
石墨烯，是一种具有良好的电导性能和透光性能的新型材料，随着触摸屏、液晶显示等技术的发展，以及石墨烯表现出来的优秀的机械强度和柔韧性，使得其在薄膜晶体管上的应用逐渐成为人们研究的热点。
目前制作石墨烯薄膜晶体管的方法步骤主要包括：在铜箔表面生成石墨烯；在石墨烯表面涂覆有机高分子材料，例如聚甲基丙烯酸甲酯 (英文名称：Polymeric Methyl Methacrylate，简称：PMMA)；将PMMA、石墨烯和铜箔组成的膜片放在铜腐蚀液中腐蚀掉铜箔；再将PMMA溶掉，通过光刻等技术在石墨烯表面制作源漏极，从而形成一个完整的石墨烯薄膜晶体管。然而，在现有的制备石墨烯薄膜晶体管的方法中，由于PMMA以及光刻技术所采用的光刻胶均与石墨烯直接接触，在溶掉PMMA和光刻胶的时候，就会出现PMMA和光刻胶残留在石墨烯表面的问题，在后续制作源漏极的时候，由于残留的PMMA和光刻胶的存在，使得源漏极与石墨烯表面的接触不够完全，从而增加了源漏极与石墨烯的接触电阻，限制了电荷的传输，使得薄膜晶体管中的电流减小，导致驱动能力降低。
因此，有必要提供一种石墨烯薄膜晶体管的制备方法，以解决现有制备方法中因石墨烯表面残留有机高分子材料而导致的接触电阻增加的问题。
 技术问题
本发明实施例提供一种石墨烯薄膜晶体管的制备方法，以解决现有制备方法中因石墨烯表面残留有机高分子材料而导致的接触电阻增加的问题。
 技术解决方案
本发明实施例提供一种石墨烯薄膜晶体管的制备方法，其包括：
S1、以甲烷作为碳源，采用化学气相沉积法，在铜箔表面沉积石墨烯层；
S2、在所述石墨烯层表面沉积金属层；
S3、在所述金属层表面贴合支撑层，从而形成石墨烯膜片；
S4、将所述石墨烯膜片放置在铜腐蚀液中，其中所述支撑层部分沉浸在铜腐蚀液中，而所述金属层、石墨烯层和铜箔完全沉浸在铜腐蚀液中，直至所述铜箔完全溶解掉，再将去掉铜箔的石墨烯膜片转移至目标衬底，去掉所述支撑层；
S5、在所述金属层表面上定义源漏极图形，制备源漏极电极，并在目标衬底上远离石墨烯层的一侧制备栅极电极，从而获得石墨烯薄膜晶体管。
在本发明的石墨烯薄膜晶体管的制备方法中，其中在S1之前，还包括：将所述铜箔依次在乙醇、丙酮、0.5mol/L的稀盐酸中进行清洗。
在本发明的石墨烯薄膜晶体管的制备方法中，其中所述金属层采用电子束蒸发或者磁控溅射技术沉积在所述石墨烯表面。
在本发明的石墨烯薄膜晶体管的制备方法中，其中所述金属层的厚度为5nm~50nm。
在本发明的石墨烯薄膜晶体管的制备方法中，其中所述金属层包括单层金属层或复合层金属层。
在本发明的石墨烯薄膜晶体管的制备方法中，其中当所述金属层为复合层金属层时，每种金属层的厚度相同。
在本发明的石墨烯薄膜晶体管的制备方法中，其中所述金属层采用的金属包括钛、金、镍、钯或铂。
在本发明的石墨烯薄膜晶体管的制备方法中，其中所述支撑层的密度小于所述铜腐蚀液的密度。
在本发明的石墨烯薄膜晶体管的制备方法中，其中所述支撑层为聚氨酯材料。
在本发明的石墨烯薄膜晶体管的制备方法中，其中所述目标衬底包括绝缘层，其中，绝缘层的材料包括二氧化硅、碳化硅、玻璃或蓝宝石。
本发明实施例提供一种石墨烯薄膜晶体管的制备方法，所述制备方法包括：
S1、在铜箔表面沉积石墨烯层；
S2、在石墨烯层表面沉积金属层；
S3、在金属层表面贴合支撑层，从而形成石墨烯膜片；
S4、将石墨烯膜片放置在铜腐蚀液中，其中支撑层部分沉浸在铜腐蚀液中，而金属层、石墨烯层和铜箔完全沉浸在铜腐蚀液中，直至铜箔完全溶解掉，再将去掉铜箔的石墨烯膜片转移至目标衬底，去掉支撑层；
S5、在金属层表面上定义源漏极图形，制备源漏极电极，并在目标衬底上远离石墨烯层的一侧制备栅极电极，从而获得石墨烯薄膜晶体管。
在本发明的石墨烯薄膜晶体管的制备方法中，在S1之前，还包括：将铜箔依次在乙醇、丙酮、0.5mol/L的稀盐酸中进行清洗。
在本发明的石墨烯薄膜晶体管的制备方法中，石墨烯采用化学气相沉积法沉积在铜箔表面上。
在本发明的石墨烯薄膜晶体管的制备方法中，金属层采用电子束蒸发或者磁控溅射技术沉积在石墨烯表面。
在本发明的石墨烯薄膜晶体管的制备方法中，金属层的厚度为5nm~50nm。
在本发明的石墨烯薄膜晶体管的制备方法中，金属层包括单层金属层或复合层金属层。
在本发明的石墨烯薄膜晶体管的制备方法中，金属层采用的金属包括钛、金、镍、钯或铂。
在本发明的石墨烯薄膜晶体管的制备方法中，支撑层的密度小于所述铜腐蚀液的密度。
在本发明的石墨烯薄膜晶体管的制备方法中，支撑层为聚氨酯材料。
在本发明的石墨烯薄膜晶体管的制备方法中，目标衬底包括绝缘层，其中，绝缘层的材料包括二氧化硅、碳化硅、玻璃或蓝宝石。
 有益效果
与现有技术相比，本发明的石墨烯薄膜晶体管的制备方法中，通过在石墨烯层表面沉积金属层，将石墨烯层保护起来，使得石墨烯层不与支撑层和光刻胶直接接触，从而避免石墨烯表面出现残留物的问题，使得源漏极电极与石墨烯层可以完全接触，降低源漏极电极与石墨烯间的接触电阻，从而解决现有制备方法中，因石墨烯层表面残留PMMA和光刻胶而引起源漏极电极与石墨烯间的接触电阻增大的问题。
 附图说明
图1为本发明的石墨烯薄膜晶体管的制备方法的优选实施例的流程图；
图2为本发明的石墨烯薄膜晶体管的制备方法中石墨烯膜片的结构示意图；
图3为根据本发明提供的制备方法制备出的石墨烯薄膜晶体管的背栅的转移曲线图。
 本发明的最佳实施方式
为了更清楚地说明本发明实施例或现有技术中的技术方案，下面对实施例中所需要使用的附图作简单的介绍。下面描述中的附图仅为本发明的部分实施例，对于本领域普通技术人员而言，在不付出创造性劳动的前提下，还可以根据这些附图获取其他的附图。
请参照图1，图1为本发明的石墨烯薄膜晶体管的制备方法的优选实施例的流程图。该制备方法包括以下几个步骤：
S101、在铜箔表面沉积石墨烯层；
S102、在石墨烯层表面沉积金属层；
S103、在金属层表面贴合支撑层，从而形成石墨烯膜片；
S104、将石墨烯膜片放置在铜腐蚀液中，其中支撑层部分沉浸在铜腐蚀液中，而金属层、石墨烯层和铜箔完全沉浸在铜腐蚀液中，直至铜箔完全溶解掉，再将去掉铜箔的石墨烯膜片转移至目标衬底，去掉支撑层；
S105、在金属层表面上定义源漏极图形，制备源漏极电极，并在目标衬底上远离石墨烯层的一侧制备栅极电极，从而获得石墨烯薄膜晶体管。
在S101中，在铜箔表面沉积石墨烯层之前，还需要对铜箔表面的油污、氧化物等杂质进行清洁操作，在本优选实施例中，所采用的清洁操作为：将铜箔依次在乙醇、丙酮、0.5mol/L的稀盐酸中进行清洗，直至铜箔表面的杂质去除干净为止，从而使得铜箔表面达到生长石墨烯的工艺要求。
在本优选实施例中，将采用化学气相沉积法在铜箔表面沉积石墨烯层。化学气相沉积法制备的石墨烯具有质量高、生长面积大等优点，是目前制备高质量石墨烯的主要方法，其原理是将一种或多种气态物质导入到一个反应腔内发生化学反应，生成一种新的材料沉积在衬底表面。
在采用化学气相沉积法沉积石墨烯层时，我们选用氢气作为非氧化性气体通入到反应腔内，以去除反应腔内的氧化性气体，当然也可以采用氩气等其他气体作为非氧化性气体，在此不做具体限定。我们采用甲烷作为碳源，碳源也可以为其他含碳物质，如一氧化碳、乙炔等等，在此不做具体限制。在高温低压的环境下，完成在铜箔表面沉积石墨烯层的步骤。
在S102中，采用磁控溅射技术将金属沉积在石墨烯层表面，在石墨烯层表面形成金属层。在其他的实施例中，也可以采用电子束蒸发技术等其他技术将金属沉积在石墨烯层表面，在此不做具体限制。
在本优选实施例中，金属层为复合金属层，其包括两层金属层，其中靠近石墨烯层表面的一层金属层为钛金属层，远离石墨烯层表面的一层金属层为金金属层，将钛金属层设置在更靠近石墨烯层的好处是，钛金属与石墨烯之间容易发生键和，可进一步降低钛金属层与石墨烯层之间的接触电阻。
当然，在其他的实施例中，金属层可以为单层金属层，也可以为三层、四层等复合金属层，金属层的金属也可以为钛、金、镍、钯或铂中的一种或几种，在此不对金属层的层数以及金属的种类做具体限制。
在石墨烯层表面沉积金属层时，需要控制金属的注入量，即控制金属层的厚度，金属层的厚度过小，则对石墨烯层起不到很好的保护作用，金属层的厚度过大，则在后续溶解铜箔的过程会使得支撑层无法将金属层、石墨烯层和铜箔悬浮于铜腐蚀液中，即容易使得支撑层、金属层、石墨烯层和铜箔一起掉进铜腐蚀液中，对后续的工序造成不便，因此金属层的厚度要有一定的限制，一般金属层的厚度为5nm~50nm，在本优选实施例中，金属层的厚度优选为10nm，且钛金属层和金金属层的厚度各为5nm。
在S103中，在金属层的表面贴合一支撑层，且该支撑层的密度要小于铜腐蚀液的密度，其中支撑层的密度与铜腐蚀液的密度相差的越大越好，其目的是利用支撑层与铜腐蚀液间的密度差，来使得支撑层漂浮在铜腐蚀液表面，即在后续溶解铜箔的步骤中，支撑层可以将金属层、石墨烯层以及铜箔悬浮在铜腐蚀液中，不让其掉入铜腐蚀液中。支撑层除了上述作用外，其还给后续将去掉铜箔的石墨烯膜片转移至目标衬底上提供方便。
在本优选实施例里，支撑层为聚氨酯材料，在其他实施例中，也可以为其他密度小于铜腐蚀液密度的材料，在此不做具体限定。
为了进一步清晰描述石墨烯膜片的结构，下面将给出石墨烯膜片的结构示意图，请参加图2，图2为本发明的石墨烯薄膜晶体管的制备方法中石墨烯膜片的结构示意图。石墨烯膜片从下至上依次包括：铜箔21、石墨烯层22、金属层23和支撑层24。
在S104中，将石墨烯膜片放置在铜腐蚀液中，此时，由于支撑层的密度小于铜腐蚀液的密度，支撑层会漂浮在铜腐蚀液表面上，而金属层、石墨烯层以及铜箔将沉浸在铜腐蚀液中。当铜箔完全腐蚀掉后，将去掉铜箔的石墨烯膜片转移至目标衬底上，再将支撑层去掉。
在本优选实施例中，目标衬底包括绝缘层，根据公知常识可知，石墨烯膜片转移至目标衬底的绝缘层上。其中，绝缘层采用二氧化硅材料，当然也可以采用碳化硅、玻璃或蓝宝石材料，在此不做具体限定。
在S105中，在金属层表面上采用光刻技术定义源漏极图形，再通过磁控溅射技术或者电子束蒸发技术将金金属沉积到源漏极图形的相应位置，再采用干法刻蚀技术将沟道区域的金属层刻蚀掉，露出沟道区域的石墨烯层；同时，在目标衬底上远离石墨烯层的一侧制备栅极电极，由于制备源极、漏极和栅极电极所采用的方法步骤为现有技术，为本领域技术人员公知的常识，因此在本优选实施例中不再做赘述。完成S105步骤后，即可以得到具有低接触电阻的石墨烯薄膜晶体管。
在现有的制备石墨烯薄膜晶体管的方法中，采用光刻技术定义源漏极图形是在石墨烯层表面直接进行的，再通过磁控溅射技术或者电子束蒸发技术在源漏极图形的相应位置沉积一层薄的钛金属和一层厚的金金属，从而形成源漏极电极，在整个过程中，石墨烯层与光刻技术所采用的光刻胶直接接触，在溶解光刻胶时，就会出现光刻胶残留在石墨烯层表面的问题，使得石墨烯层与源漏极电极的接触不完全，引起石墨烯层与源漏极电极的接触电阻变大。
而本优选实施例提供的制备方法中，采用光刻技术定义源漏极图形是在金属层表面进行的，这样石墨烯层与光刻胶不会接触，在溶解光刻胶时也不会出现光刻胶残留在石墨烯层表面的问题；同时，金属层采用了源漏极的目标金属钛金属和金金属，在后续采用磁控溅射技术或者电子束蒸发技术将金金属沉积到源漏极所对应的位置时，也不需要去除相应位置的金属层，因此，在整个制备石墨烯薄膜晶体管的过程中，石墨烯均受到金属层的保护，确保石墨烯层与源漏极电极充分地接触，降低石墨烯层与源漏极电极的接触电阻。
在制备完成石墨烯薄膜晶体管后，我们测试了石墨烯薄膜晶体管的背栅的转移曲线，请参见图3，图中纵坐标为漏极电流 ，单位为毫安，横坐标为栅极电压 ，单位为伏特，在测试背栅的转移曲线时，将源极接地。从图中可以看出，在不同的漏极电压 下，漏极电流最小值均出现在 等于0的位置，这说明石墨烯薄膜晶体管沟道区域的石墨烯没有掺杂，即在石墨烯层表面没有残留任何杂质，本征特性良好；而现有技术制备的石墨烯薄膜晶体管，其由于在石墨烯表面残留有PMMA和光刻胶等杂质，漏极电流的最小值将出现在0伏特的左侧或者右侧，即破坏了石墨烯场效应器件的双极对称性，使得石墨烯与源漏极间的接触电阻增大。从图中还可以看出，在 一定的情况下，漏极电压 以5mv的幅度不断地增加时，漏极电流 增加的幅度基本相同，即漏极电流 与漏极电压 成正比例关系，说明石墨烯薄膜晶体管的电学性能优良。
本优选实施例提供的石墨烯薄膜晶体管的制备方法中，通过在石墨烯层表面沉积10nm厚的金属层，使得石墨烯层与支撑层以及后续使用的光刻胶不接触，从而避免石墨烯表面出现残留物的问题，使得源漏极电极与石墨烯层可以完全接触，降低源漏极电极与石墨烯间的接触电阻，增加了石墨烯薄膜晶体管中的电流，解决了现有制备方法中，因石墨烯层表面残留PMMA和光刻胶而引起源漏极电极与石墨烯间的接触电阻增大的问题。
另外，根据本优选实施例提供的制备方法制备出的石墨烯薄膜晶体管中的石墨烯层表面的起伏度小于0.1nm，远小于现有制备方法制备出的石墨烯薄膜晶体管中的石墨烯层表面起伏度1nm，可见本优选实施例制备方法制备出的石墨烯薄膜晶体管具有更好的电学性能。
综上所述，虽然本发明已以优选实施例揭露如上，但上述优选实施例并非用以限制本发明，本领域的普通技术人员，在不脱离本发明的精神和范围内，均可作各种更动与润饰，因此本发明的保护范围以权利要求界定的范围为准。

Claims (20)

  1. 一种石墨烯薄膜晶体管的制备方法，其包括：
    S1、以甲烷作为碳源，采用化学气相沉积法，在铜箔表面沉积石墨烯层；
    S2、在所述石墨烯层表面沉积金属层；
    S3、在所述金属层表面贴合支撑层，从而形成石墨烯膜片；
    S4、将所述石墨烯膜片放置在铜腐蚀液中，其中所述支撑层部分沉浸在铜腐蚀液中，而所述金属层、石墨烯层和铜箔完全沉浸在铜腐蚀液中，直至所述铜箔完全溶解掉，再将去掉铜箔的石墨烯膜片转移至目标衬底，去掉所述支撑层；
    S5、在所述金属层表面上定义源漏极图形，制备源漏极电极，并在目标衬底上远离石墨烯层的一侧制备栅极电极，从而获得石墨烯薄膜晶体管。
  2. 根据权利要求1所述的石墨烯薄膜晶体管的制备方法，其中在S1之前，还包括：将所述铜箔依次在乙醇、丙酮、0.5mol/L的稀盐酸中进行清洗。
  3. 根据权利要求1所述的石墨烯薄膜晶体管的制备方法，其中所述金属层采用电子束蒸发或者磁控溅射技术沉积在所述石墨烯表面。
  4. 根据权利要求1所述的石墨烯薄膜晶体管的制备方法，其中所述金属层的厚度为5nm~50nm。
  5. 根据权利要求4所述的石墨烯薄膜晶体管的制备方法，其中所述金属层包括单层金属层或复合层金属层。
  6. 根据权利要求5所述的石墨烯薄膜晶体管的制备方法，其中当所述金属层为复合层金属层时，每种金属层的厚度相同。
  7. 根据权利要求5所述的石墨烯薄膜晶体管的制备方法，其中所述金属层采用的金属包括钛、金、镍、钯或铂。
  8. 根据权利要求1所述的石墨烯薄膜晶体管的制备方法，其中所述支撑层的密度小于所述铜腐蚀液的密度。
  9. 根据权利要求8所述的石墨烯薄膜晶体管的制备方法，其中所述支撑层为聚氨酯材料。
  10. 根据权利要求1所述的石墨烯薄膜晶体管的制备方法，其中所述目标衬底包括绝缘层，其中，绝缘层的材料包括二氧化硅、碳化硅、玻璃或蓝宝石。
  11. 一种石墨烯薄膜晶体管的制备方法，其包括：
    S1、在铜箔表面沉积石墨烯层；
    S2、在所述石墨烯层表面沉积金属层；
    S3、在所述金属层表面贴合支撑层，从而形成石墨烯膜片；
    S4、将所述石墨烯膜片放置在铜腐蚀液中，其中所述支撑层部分沉浸在铜腐蚀液中，而所述金属层、石墨烯层和铜箔完全沉浸在铜腐蚀液中，直至所述铜箔完全溶解掉，再将去掉铜箔的石墨烯膜片转移至目标衬底，去掉所述支撑层；
    S5、在所述金属层表面上定义源漏极图形，制备源漏极电极，并在目标衬底上远离石墨烯层的一侧制备栅极电极，从而获得石墨烯薄膜晶体管。
  12. 根据权利要求11所述的石墨烯薄膜晶体管的制备方法，其中在S1之前，还包括：将所述铜箔依次在乙醇、丙酮、0.5mol/L的稀盐酸中进行清洗。
  13. 根据权利要求11所述的石墨烯薄膜晶体管的制备方法，其中所述石墨烯采用化学气相沉积法沉积在所述铜箔表面上。
  14. 根据权利要求11所述的石墨烯薄膜晶体管的制备方法，其中所述金属层采用电子束蒸发或者磁控溅射技术沉积在所述石墨烯表面。
  15. 根据权利要求11所述的石墨烯薄膜晶体管的制备方法，其中所述金属层的厚度为5nm~50nm。
  16. 根据权利要求15所述的石墨烯薄膜晶体管的制备方法，其中所述金属层包括单层金属层或复合层金属层。
  17. 根据权利要求16所述的石墨烯薄膜晶体管的制备方法，其中所述金属层采用的金属包括钛、金、镍、钯或铂。
  18. 根据权利要求11所述的石墨烯薄膜晶体管的制备方法，其中所述支撑层的密度小于所述铜腐蚀液的密度。
  19. 根据权利要求18所述的石墨烯薄膜晶体管的制备方法，其中所述支撑层为聚氨酯材料。
  20. 根据权利要求11所述的石墨烯薄膜晶体管的制备方法，其中所述目标衬底包括绝缘层，其中，绝缘层的材料包括二氧化硅、碳化硅、玻璃或蓝宝石。
PCT/CN2016/078391 2016-03-18 2016-04-01 一种石墨烯薄膜晶体管的制备方法 WO2017156803A1 (zh)

Priority Applications (5)

Application Number Priority Date Filing Date Title
KR1020187026125A KR102173432B1 (ko) 2016-03-18 2016-04-01 그래핀 박막 트랜지스터의 제조 방법
GB1815315.5A GB2563365B (en) 2016-03-18 2016-04-01 Method for manufacturing a graphene thin-film transistor
US15/126,584 US10128453B2 (en) 2016-03-18 2016-04-01 Method for manufacturing a graphene thin-film transistor
EA201800470A EA036020B1 (ru) 2016-03-18 2016-04-01 Способ изготовления графенового тонкопленочного транзистора
JP2018547909A JP6719581B2 (ja) 2016-03-18 2016-04-01 グラフェン薄膜トランジスタの製造方法

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201610156131.8A CN105679678A (zh) 2016-03-18 2016-03-18 一种石墨烯薄膜晶体管的制备方法
CN201610156131.8 2016-03-18

Publications (1)

Publication Number Publication Date
WO2017156803A1 true WO2017156803A1 (zh) 2017-09-21

Family

ID=56310897

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2016/078391 WO2017156803A1 (zh) 2016-03-18 2016-04-01 一种石墨烯薄膜晶体管的制备方法

Country Status (7)

Country Link
US (1) US10128453B2 (zh)
JP (1) JP6719581B2 (zh)
KR (1) KR102173432B1 (zh)
CN (1) CN105679678A (zh)
EA (1) EA036020B1 (zh)
GB (1) GB2563365B (zh)
WO (1) WO2017156803A1 (zh)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106816409A (zh) * 2017-03-09 2017-06-09 武汉华星光电技术有限公司 Tft基板中电极层的制作方法及柔性tft基板的制作方法
CN108896621A (zh) * 2018-04-08 2018-11-27 山东大学 一种负载铂颗粒的氨气传感器及其制备方法
CN109115327B (zh) * 2018-07-10 2021-01-15 杭州高烯科技有限公司 一种聚合物/金属/石墨烯复合膜及其在声波探测器中的应用
EP3723122B1 (en) * 2019-04-10 2023-02-15 AT & S Austria Technologie & Systemtechnik Aktiengesellschaft Component carrier comprising a double layer structure
CN110676070A (zh) * 2019-10-18 2020-01-10 电子科技大学中山学院 一种具有自愈合功能的石墨烯柔性超级电容器及其制备方法
CN110963484A (zh) * 2019-12-23 2020-04-07 中国科学院长春光学精密机械与物理研究所 基于掺杂层辅助的大面积高质量石墨烯无损转移方法
CN113078052B (zh) * 2021-03-25 2024-06-18 中国科学院上海微系统与信息技术研究所 一种晶体管结构及其制备方法
CN113078054B (zh) * 2021-03-25 2024-06-18 中国科学院上海微系统与信息技术研究所 一种电极层的制备方法及半导体结构
CN113526498A (zh) * 2021-06-08 2021-10-22 松山湖材料实验室 图案化石墨烯的制备方法及生物传感器的制造方法
CN114300551A (zh) * 2021-12-03 2022-04-08 中国电子科技集团公司第四十八研究所 石墨烯/等离子激元黑硅近红外探测器结构及其制备方法

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102881654A (zh) * 2012-09-29 2013-01-16 京东方科技集团股份有限公司 薄膜晶体管阵列基板及其制备方法、有源矩阵驱动显示装置
JP2013058598A (ja) * 2011-09-08 2013-03-28 Sumitomo Chemical Co Ltd 有機半導体素子用電極及びその製造方法
CN103236443A (zh) * 2013-05-14 2013-08-07 广州新视界光电科技有限公司 一种金属氧化物薄膜晶体管及其制备方法
CN103606535A (zh) * 2013-11-26 2014-02-26 深圳市华星光电技术有限公司 软性显示器组件的制作方法及其制作的软性显示器组件
CN104300008A (zh) * 2014-10-30 2015-01-21 京东方科技集团股份有限公司 一种电极结构、薄膜晶体管、阵列基板及显示面板
CN204927297U (zh) * 2015-09-23 2015-12-30 京东方科技集团股份有限公司 一种薄膜晶体管及阵列基板、显示装置
CN105304495A (zh) * 2015-09-21 2016-02-03 京东方科技集团股份有限公司 薄膜晶体管及其制备方法、阵列基板

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3625598B2 (ja) * 1995-12-30 2005-03-02 三星電子株式会社 液晶表示装置の製造方法
JP4907942B2 (ja) * 2005-09-29 2012-04-04 シャープ株式会社 トランジスタおよび電子デバイス
US8497499B2 (en) * 2009-10-12 2013-07-30 Georgia Tech Research Corporation Method to modify the conductivity of graphene
CN103237754A (zh) * 2010-08-11 2013-08-07 宾夕法尼亚大学理事会 大规模石墨烯片：包含它的制品、组合物、方法以及器件
WO2012044284A1 (en) * 2010-09-28 2012-04-05 Empire Technology Development Llc Directionally recrystallized graphene growth substrates
US9162885B2 (en) * 2011-02-17 2015-10-20 Rutgers, The State University Of New Jersey Graphene-encapsulated nanoparticle-based biosensor for the selective detection of biomarkers
CN103620733B (zh) * 2011-05-23 2018-04-24 新加坡国立大学 转印薄膜的方法
US8564027B2 (en) * 2012-01-27 2013-10-22 International Business Machines Corporation Nano-devices formed with suspended graphene membrane
US8647978B1 (en) * 2012-07-18 2014-02-11 International Business Machines Corporation Use of graphene to limit copper surface oxidation, diffusion and electromigration in interconnect structures
JP5993666B2 (ja) * 2012-09-03 2016-09-14 国立大学法人埼玉大学 積層体の製造方法
TWI505986B (zh) * 2013-01-10 2015-11-01 Nat Tsing Hua Unioversity 石墨烯製備系統及方法
KR101372286B1 (ko) * 2013-04-11 2014-03-11 한국과학기술연구원 그래핀 전자 소자, 그래핀 전사층 및 그래핀 전자 소자의 제조 방법
EP2801551A1 (en) * 2013-05-08 2014-11-12 Max-Planck-Gesellschaft zur Förderung der Wissenschaften e.V. Graphene with very high charge carrier mobility and preparation thereof
KR101529382B1 (ko) * 2013-07-03 2015-06-16 한양대학교 산학협력단 그래핀 형성 방법 및 그를 이용하여 제조된 그래핀을 포함하는 전자 소자
CN103602964A (zh) * 2013-10-17 2014-02-26 常州二维碳素科技有限公司 一种具有金属电极的石墨烯导电膜及其制备方法
WO2015060419A1 (ja) * 2013-10-25 2015-04-30 富士通株式会社 グラフェン膜の製造方法
JP6187185B2 (ja) * 2013-11-22 2017-08-30 富士通株式会社 電子装置及びその製造方法
JP6241318B2 (ja) * 2014-02-28 2017-12-06 富士通株式会社 グラフェン膜の製造方法及び半導体装置の製造方法
JP6215096B2 (ja) * 2014-03-14 2017-10-18 株式会社東芝 透明導電体の作製方法、透明導電体およびその作製装置、透明導電体前駆体の作製装置
CN104030274B (zh) * 2014-05-28 2016-01-20 中国科学院上海微系统与信息技术研究所 一种提高石墨烯表面洁净度的湿法腐蚀化学转移法
KR102391844B1 (ko) * 2014-06-20 2022-04-29 더 리전트 오브 더 유니버시티 오브 캘리포니아 그래핀의 제조 및 전사 방법
EP3070741B1 (en) * 2015-03-18 2020-07-29 Emberion Oy An apparatus comprising a sensor arrangemenet and associated fabrication method
CN105047562B (zh) * 2015-06-26 2018-03-30 中国电子科技集团公司第十三研究所 半悬浮石墨烯场效应晶体管制备方法
KR20150130256A (ko) * 2015-11-02 2015-11-23 삼성전자주식회사 이종 적층 구조체 및 그 제조방법, 및 상기 이종 적층 구조체를 구비하는 전기소자
KR101849360B1 (ko) * 2016-01-29 2018-04-16 한화테크윈 주식회사 그래핀 기반 적층체 및 이의 제조방법

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013058598A (ja) * 2011-09-08 2013-03-28 Sumitomo Chemical Co Ltd 有機半導体素子用電極及びその製造方法
CN102881654A (zh) * 2012-09-29 2013-01-16 京东方科技集团股份有限公司 薄膜晶体管阵列基板及其制备方法、有源矩阵驱动显示装置
CN103236443A (zh) * 2013-05-14 2013-08-07 广州新视界光电科技有限公司 一种金属氧化物薄膜晶体管及其制备方法
CN103606535A (zh) * 2013-11-26 2014-02-26 深圳市华星光电技术有限公司 软性显示器组件的制作方法及其制作的软性显示器组件
CN104300008A (zh) * 2014-10-30 2015-01-21 京东方科技集团股份有限公司 一种电极结构、薄膜晶体管、阵列基板及显示面板
CN105304495A (zh) * 2015-09-21 2016-02-03 京东方科技集团股份有限公司 薄膜晶体管及其制备方法、阵列基板
CN204927297U (zh) * 2015-09-23 2015-12-30 京东方科技集团股份有限公司 一种薄膜晶体管及阵列基板、显示装置

Also Published As

Publication number Publication date
KR20180114916A (ko) 2018-10-19
EA201800470A1 (ru) 2019-01-31
GB2563365A (en) 2018-12-12
GB2563365B (en) 2020-12-30
JP6719581B2 (ja) 2020-07-08
EA036020B1 (ru) 2020-09-15
JP2019512881A (ja) 2019-05-16
US10128453B2 (en) 2018-11-13
KR102173432B1 (ko) 2020-11-04
GB201815315D0 (en) 2018-11-07
US20180097191A1 (en) 2018-04-05
CN105679678A (zh) 2016-06-15

Similar Documents

Publication Publication Date Title
WO2017156803A1 (zh) 一种石墨烯薄膜晶体管的制备方法
CN109850882B (zh) 一种多支撑膜辅助的石墨烯电化学转移方法
WO2012008789A2 (ko) 그래핀의 저온 제조 방법, 및 이를 이용한 그래핀 직접 전사 방법 및 그래핀 시트
WO2014126298A1 (en) Method of manufacturing graphene film and graphene film manufactured thereby
CN109437176B (zh) 一种选择性刻蚀生长基底制备悬空石墨烯支撑膜的方法
TW201603191A (zh) 包括石墨烯基底層之電子裝置及其製造方法（一）
CN108365092B (zh) 一种基于二维原子晶体的耐高温忆阻器
TW201442245A (zh) 薄膜電晶體及其製備方法
WO2015147429A1 (ko) 단결정 구리를 이용한 나노 망사 다층 구조의 전극 및 그 제조방법
WO2019041476A1 (zh) 一种阵列基板及其制作方法、显示面板
CN107539976A (zh) 一种二氧化碳制备超洁净石墨烯的方法
WO2019006832A1 (zh) 一种场效应晶体管及其制备方法
CN105741979A (zh) 柔性石墨烯导电薄膜的制备方法
WO2019052008A1 (zh) 一种阵列基板及其制备方法、显示装置
CN102629035A (zh) 薄膜晶体管阵列基板及其制造方法
WO2017128597A1 (zh) 液晶显示面板、tft基板及其制造方法
CN102263060B (zh) 阵列基板及其制造方法、液晶显示器
WO2018152874A1 (zh) 一种阵列基板及阵列基板的制作方法
CN102915953A (zh) 无定形碳膜的处理方法，开口的形成方法
WO2016178452A1 (ko) 그래핀을 촉매로 한 실리콘의 화학적 식각 방법
KR20110064162A (ko) 탄소가 용해된 실리콘 박막을 이용한 그래핀 제조방법
WO2018192020A1 (zh) 阵列基板、显示基板的制作方法及显示面板
WO2014019227A1 (zh) 一种液晶显示装置、阵列基板及其制作方法
WO2018094806A1 (zh) 一种微纳结构减反膜的制作方法及显示装置
WO2019100427A1 (zh) 一种柔性阵列基板的制作方法及柔性阵列基板

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 15126584

Country of ref document: US

ENP Entry into the national phase

Ref document number: 2018547909

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 1020187026125

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 201800470

Country of ref document: EA

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 201815315

Country of ref document: GB

Kind code of ref document: A

Free format text: PCT FILING DATE = 20160401

WWE Wipo information: entry into national phase

Ref document number: 1815315.5

Country of ref document: GB

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16893966

Country of ref document: EP

Kind code of ref document: A1

122 Ep: pct application non-entry in european phase

Ref document number: 16893966

Country of ref document: EP

Kind code of ref document: A1