WO2014207346A1 - Procede de fabrication d'une structure composite - Google Patents

Procede de fabrication d'une structure composite Download PDF

Info

Publication number
WO2014207346A1
WO2014207346A1 PCT/FR2014/051487 FR2014051487W WO2014207346A1 WO 2014207346 A1 WO2014207346 A1 WO 2014207346A1 FR 2014051487 W FR2014051487 W FR 2014051487W WO 2014207346 A1 WO2014207346 A1 WO 2014207346A1
Authority
WO
WIPO (PCT)
Prior art keywords
implantation
species
dose
zone
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/FR2014/051487
Other languages
English (en)
French (fr)
Inventor
Nadia Ben Mohamed
Eric MAZE
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Soitec SA
Original Assignee
Soitec SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Soitec SA filed Critical Soitec SA
Priority to US14/900,257 priority Critical patent/US9887124B2/en
Priority to JP2016522698A priority patent/JP6470275B2/ja
Priority to CN201480036456.1A priority patent/CN105358474B/zh
Priority to SG11201510631VA priority patent/SG11201510631VA/en
Priority to DE112014003019.8T priority patent/DE112014003019B4/de
Publication of WO2014207346A1 publication Critical patent/WO2014207346A1/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81CPROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00349Creating layers of material on a substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81CPROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00349Creating layers of material on a substrate
    • B81C1/00373Selective deposition, e.g. printing or microcontact printing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/0223Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
    • H01L21/02233Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
    • H01L21/02236Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30604Chemical etching

Definitions

  • the present invention relates to a method of manufacturing a composite structure.
  • a method of manufacturing a composite structure known from the state of the art and illustrated in FIG. 1, comprises the following steps:
  • a donor substrate 1 comprising a first surface 2, and a support substrate 3;
  • the main disadvantage of this manufacturing method of the state of the art is that the thinned useful layer 6 has a nonuniformity in thickness.
  • the thinning step e) generally comprises a partial oxidation step of the useful layer 5, followed by removal of the oxidized portion of the useful layer 5.
  • the oxidation partially oxidizes the useful layer 5 to a non-uniform thickness.
  • This results in a variation in the thickness of the thinned thin layer 6 after removal of the oxidized portion of the useful layer 5.
  • the thickness variation of the thinned useful layer 6 can exceed 10 ⁇ at the end of the set of steps.
  • An object of the invention is therefore to propose a method of manufacturing structures allowing better control of the thickness variation of the thinned useful layer 6.
  • the present invention aims to overcome the aforementioned drawbacks, and relates to a method of manufacturing a composite structure comprising the following steps:
  • step b) is performed so that the useful layer transferred on the support substrate has a thickness profile at the end of step d), said thickness profile being adapted to compensate, at least in part, the nonuniformity of consumption of the useful layer in step e), the thinned useful layer being of substantially uniform thickness at the end of all the steps.
  • the non-uniformity of the thickness profile of the useful layer at the end of step d) makes it possible to compensate for the nonuniformity of the thinning step.
  • the nonuniformity of the useful thinned layer at the end of step e) is improved.
  • the thinning step e) comprises a step of oxidizing the useful layer so as to form an oxide layer, the thickness of the oxide layer being non-uniform, and followed by a step of removing said oxide layer.
  • step b) is performed by implantation of at least one of the two H or He species.
  • the implantation of at least one of the two hydrogen or helium species makes it possible to form an embrittlement zone.
  • the total dose of the implanted species is non-uniform over the extent of the zone of weakness, the nonuniformity of the dose of the implanted species being adapted to generate the thickness profile of the layer useful to the outcome of step d) fracture.
  • the implantation conditions make it possible to define an embrittlement zone, and especially to condition the thickness profile of the useful layer at the end of step d).
  • step d) An excess thickness of a portion of the useful layer after step d) is observed, when said portion is written, at the end of step b), in a region of the weakening zone having a dose of species implanted in excess of the rest of the weakening zone.
  • the dose of implanted hydrogen ions is uniform over the entire extent of the zone of weakness, and the dose of implanted helium ions is non-uniform over the extent of the zone of weakness.
  • the thickness profile of the useful layer at the end of step d) is conditioned by the dose of helium ions implanted.
  • the oxide layer formed during step e) has a greater thickness in its central part, and less important going towards the annular periphery of the layer. of oxide, and the dose of implanted species is greater in the central part of the weakening zone and less important towards the annular periphery of the weakening zone.
  • the overdose of species implanted in the central part of the weakening zone makes it possible to obtain a curved thickness profile of the useful layer at the end of step d).
  • the thickness profile of the thinned useful layer is substantially constant over the entire extent of the thinned layer.
  • the oxide layer formed during step e) has a smaller thickness in its central part, and greater towards the annular periphery of the oxide layer, and the dose species implanted during step b) is less important in the central part of the weakening zone and larger towards the annular periphery of the weakening zone.
  • the overdose of implanted species of the annular periphery of the embrittlement zone makes it possible to obtain a profile of the dish thickness of the useful layer at the end of step d).
  • the thickness profile of the thinned useful layer is substantially constant over the entire extent of the thinned layer.
  • step b) is executed in two steps:
  • the second implantation energy is greater than 90% of the first implantation energy, the dose of the first implantation of species and the dose of the second implantation of species are complementary over any the extent of the zone of weakness, the nonuniformity of the dose of the first implantation of species and the nonuniformity of the dose of the second implantation of species being adapted to generate the thickness profile of the layer useful to the outcome of step d) fracture.
  • the species implanted during the first implantation and the second implantation comprise hydrogen ions.
  • a dielectric layer is formed on the first surface of the donor substrate before step b).
  • the dielectric layer comprises at least one of the following materials: silicon oxide, silicon nitride
  • the donor substrate comprises at least one of the following materials: silicon, germanium, germanium silicon alloy.
  • FIG. 1 is a schematic representation of a method of manufacturing a composite structure according to the known techniques of the prior art
  • FIGS. 2 and 3 are diagrammatic representations of a method of manufacturing a composite structure according to the invention
  • FIGS. 4a and 4b are schematic representations of an implantation step and a fracture step according to the invention
  • FIG. 5 represents a thickness profile of a useful layer according to a diameter obtained after the fracture step according to the invention
  • FIG. 6 represents a thickness profile of a useful layer according to a diameter obtained after the fracture step according to the invention.
  • Figures 2 and 3 schematically illustrate a method of manufacturing a composite structure.
  • Step a) of the method of manufacturing the composite structure comprises providing a donor substrate 10 comprising a first surface 20 and a support substrate 30.
  • the donor substrate 10 provided in step a) may comprise one of the materials chosen from: silicon, germanium, germanium silicon alloy.
  • the support substrate 30 provided in step a) may consist of all the materials commonly used in the microelectronics, optics, optoelectronics and photovoltaics industry.
  • the support substrate 30 comprises at least one of the materials selected from the following group: silicon, silicon carbide, silicon germanium, glass, a ceramic, a metal alloy.
  • a dielectric layer 53 may be formed on the first surface 20 of the donor substrate 10 between step a) and step b).
  • the dielectric layer 53 may comprise at least one of the following materials: silicon oxide, silicon nitride.
  • the dielectric layer 53 may be formed by thermal oxidation of a donor substrate 10, the donor substrate 10 comprising silicon.
  • the thermal oxidation can be carried out at a temperature between 800 ° -1100 ° C under an oxidizing atmosphere.
  • the thermal oxidation of a donor substrate 10 comprising silicon at a temperature of 800 ° C., under an oxygen atmosphere, makes it possible to to form a layer of silicon oxide.
  • Low pressure chemical vapor deposition (“Low Pressure Chemical Vapor Deposition") and Plasma Enhanced Chemical Vapor Deposition techniques are also techniques. of choice for forming the dielectric layer 53 comprising silicon oxide or silicon nitride.
  • Step b) of the method of manufacturing the composite structure comprises the formation of a weakening zone 40 in the donor substrate 10.
  • the weakening zone 40 delimits with the first surface 20 of the donor substrate 10, a useful layer 50.
  • the useful layer 50 is intended to be transferred onto the support substrate 30.
  • the weakening zone 40 is formed by implantation of at least one of the species chosen from: hydrogen ions, helium ions. The formation of the weakening zone 40 will be detailed later in the description of the different embodiments.
  • Step b) is then followed by a step c) comprising the assembly of the support substrate 30 and the donor substrate 10.
  • the assembly may, for example be performed by molecular bonding.
  • the assembly step can be carried out by bringing the first surface 20 of the donor substrate into contact with the support substrate 30.
  • the assembly step can be performed by contacting the dielectric layer 53 and the support substrate 30.
  • Step c) is followed by a step d) of fracture of the donor substrate 30 according to the zone of weakness.
  • the useful layer 50 is transferred onto the support substrate 30.
  • the dielectric layer 53 has been formed on the first surface 20 of the donor substrate 10, and at the end of FIG. d) fracture step, the useful layer 50 and the dielectric layer 53 are transferred on the support substrate 30.
  • the step d) fracture can be performed by a heat treatment at a temperature between 300-500 ° C for a period of between 30 minutes and 24 hours.
  • Step d) is followed by a step e) of thinning of the useful layer 50.
  • the thinning of the useful layer 50 leads to a thinned useful layer 51. Thinning consumes a non-uniform thickness of the useful layer 50.
  • Thinning of the useful layer 50 is advantageously carried out by a sacrificial oxidation step. It is a surface treatment that aims to create an oxide layer 52 on the surface and in the upper part of the useful layer 50.
  • the oxidation of a useful layer comprising silicon is thus generally practiced between 800-1000 ° C.
  • This process may use in particular water vapor (this is called wet oxidation), or even dioxygen (this is called dry oxidation).
  • the corresponding reactions are:
  • the wet oxidation is faster but makes it possible to obtain an oxide of a quality lower than that obtained by the dry oxidation.
  • the oxidizing gas may also contain a few percent of hydrochloric acid (HCI) to remove any metal ions that may be present.
  • HCI hydrochloric acid
  • the oxide layer 52 is formed both by a consumption of the useful layer 50 and by the oxygen supplied by the ambient gas.
  • the oxidation time is generally between a few minutes and a few hours.
  • the overall thickness of the oxide layer 52 formed is generally between 50 and 500 nm, typically between 100 and 400 nm.
  • the thermal oxidation of silicon is often practiced using furnaces comprising one or more tubes, in which the structures composites to be treated are loaded.
  • furnaces comprising one or more tubes, in which the structures composites to be treated are loaded.
  • the oxidation is more uniform if it is performed in vertical tube furnaces, in which the composite structures are placed horizontally, one below the other.
  • the thickness of the oxide layer 52 is not uniform throughout its entire extent
  • an oxide layer 52 whose thickness in its central portion is of the order of 1500 ⁇ will have a thickness in its part peripheral ring of the order of 1485 ⁇ and such a layer whose thickness in its central portion is of the order of 500 ⁇ will have a thickness in its peripheral annular portion of the order of 485 ⁇ .
  • Such variations in thickness can be observed for example using an ellipsometer.
  • the removal of the oxide layer 52 or "sacrificial deoxidation" is a generally wet etching.
  • the agent providing the chemical etching is based on hydrofluoric acid (HF). After the removal of the silicon oxide layer 52, a thinned useful layer 51 made of silicon is obtained.
  • HF hydrofluoric acid
  • step b) of formation of the embrittlement zone 40 there is for example the partial pressure and the flow of the various gases injected during the oxidation, the possible temperature ramp during oxidation (at the origin of a possible temperature gradient between the edge and the center of the plates) or the position in the furnace.
  • Step b) is executed so that the useful layer 50 transferred on the support substrate 20 has a profile of thickness at the end of step d), said thickness profile being adapted to compensate, at least in part, the non-uniformity of consumption of the useful layer 50 during step e), the thinned useful layer 51 being of substantially uniform thickness at the end of all the steps.
  • the thickness profile of the useful layer 50, at the end of the fracture step d), is adapted to compensate for the nonuniformity of a sacrificial oxidation step performed in step e).
  • the thinned useful layer 51 has a substantially constant thickness over its extent.
  • the formation of the weakening zone 40 is carried out by implantation of at least one of the species chosen from: hydrogen ions, helium ions.
  • the total dose of the implanted species is non-uniform over the extent of the embrittlement zone 40, and the nonuniformity of the dose of the implanted species is adapted to generate the non-uniform thickness profile of the useful layer 50 at the end of step d) fracture.
  • implanted dose of species is meant the amount of implanted species per unit area of embrittlement zone 40.
  • the dose of implanted species is measured in atoms per cm 2 .
  • the implantation step is advantageously performed by single-implant implant equipment ("Single wafer implant" according to English terminology).
  • Single wafer implant In contrast to batch wafer implant equipment, an equipment implantation mono substrate allows to implement a non-uniform dose of species throughout the extent of the weakening zone 40.
  • the thickness profile of the useful layer 50 at the end of the fracture step depends on the uniformity of the dose of species implanted over the entire extent of the weakening zone 40.
  • a region A of the weakened zone 40 has an overdose of implanted species with respect to the remainder of the embrittlement zone 40.
  • the portion 54 of the useful layer 50 inscribed in said region A in step b), will present, at the end of step d), a greater thickness than the rest of the useful layer 50.
  • FIG. 5 illustrates the thickness profile of a transferred silicon layer on a support substrate.
  • the implantation conditions are as follows:
  • the useful silicon layer 50 has a greater thickness in the center than in its annular peripheral zone.
  • the thickness profile of the useful layer is then called curved profile.
  • the oxide layer 52 formed during the thinning step e) has a curved thickness profile, it is advantageous to implant a larger dose of species in the central part of the zone. embrittlement (40) and less important towards the annular periphery of the weakening zone (40).
  • the dose of species implanted in the central part of the weakening zone 40 may be greater between 2 to 9%, preferably between 3 and 6%, at the dose of species implanted in the annular periphery of the weakening zone.
  • the thinned useful layer 51 will have an improved thickness uniformity compared to the state of the art. Improved uniformity of thickness means lower thickness variations.
  • the oxide layer 52, formed during the thinning step e) has a profile of thickness in a bowl
  • the dose of species implanted in the annular periphery of the weakening zone 40 may be greater between 2 to 9%, preferably between 3 and 6%, at the dose of species implanted in the central part of the weakening zone 40.
  • the thinned useful layer 51 will have an improved uniformity of thickness compared with the state of the art. Improved uniformity of thickness means lower thickness variations.
  • the dose of hydrogen ions implanted in the weakening zone 40 is constant over the entire extent of the embrittlement zone 40, and the dose of implanted helium ions is non-uniform over the extent of the zone.
  • the thickness profile of the useful layer is conditioned by the non-uniformity of dose of the implanted helium ions.
  • step b) is executed in two steps: - First implantation of species, according to a first implantation energy, the dose of the first implantation of species being non-uniform over the extent of the weakening zone 40
  • the second implantation energy is greater than 90% of the first implantation energy.
  • the dose of the first implantation of species and the dose of the second implantation of species are complementary over the whole extent of the weakening zone 40.
  • the nonuniformity of the dose of the first implantation of species and the nonuniformity the dose of the second species implantation are adapted to generate the thickness profile of the useful layer 50 at the end of step d) of fracture.
  • the dose of implanted species is measured in atoms per cm 2 .
  • the implantation step is advantageously performed by single-implant implant equipment ("Single wafer implant" according to English terminology).
  • Single wafer implant In contrast to batch wafer implant equipment, a single substrate implantation equipment allows to implant a non-uniform dose of species over the entire extent of the weakening zone. .
  • the first implantation is an implantation of hydrogen ions with an implantation energy equal to 24.07 keV.
  • the dose of hydrogen ions implanted during the first implantation is equal to about 1 ⁇ 10 16 atoms / cm 2 on a central part of the embrittlement zone 40 of diameter 200 mm, and about 0.5 ⁇ 10 16 to 0.6 ⁇ 10 16 atoms. / cm 2 over the rest of the weakening zone 40.
  • the second implantation is an implantation of hydrogen ions at an implantation energy equal to 23.08 keV.
  • the dose of hydrogen ion during the second implantation is equal to 0.5 ⁇ 10 16 to 0.6 ⁇ 10 16 atoms / cm 2 on a central portion of the weakening zone 40 of 200mnn diameter, and around 1 x 10 16 atoms / cm 2 over the rest of the weakening zone 40. It can be seen then that after the fracture step d), as represented in FIG. 6, the useful layer 52 in silicon has a smaller thickness in the center than in its annular peripheral zone. The thickness profile of the useful layer is then called a cup profile.
  • the nonuniformity of step e) thinning can be determined prior to the implementation of the method according to the invention.
  • a thinning step e) performed by sacrificial oxidation this may consist of thermally oxidizing a donor substrate 10 or a useful layer 50, and measuring the thickness profile thus formed with a layer thickness measuring equipment, for example an ellipsometer. Knowing the thickness profile of the oxide layer formed during the thinning step, then makes it possible to adjust the weakening zone forming step for the production of composite structures by volume.
  • thermal oxidation furnaces have a relatively good thermal stability today. Therefore, a repeated thermal oxidation step will produce oxide layers still having substantially the same thickness profile.
  • the method according to the present invention will then be advantageously used for the volume production of composite structures of silicon-on-insulator type.
  • the process according to the invention makes it possible to manufacture composite structures, and more particularly silicon on insulator structures, for which the thinned-on useful layer 51 has reduced variations in thicknesses compared with the state of the art. .

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Chemical & Material Sciences (AREA)
  • Element Separation (AREA)
  • Formation Of Insulating Films (AREA)
  • Physical Vapour Deposition (AREA)
  • Medicinal Preparation (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Thin Film Transistor (AREA)
PCT/FR2014/051487 2013-06-28 2014-06-17 Procede de fabrication d'une structure composite Ceased WO2014207346A1 (fr)

Priority Applications (5)

Application Number Priority Date Filing Date Title
US14/900,257 US9887124B2 (en) 2013-06-28 2014-06-17 Method for producing a composite structure
JP2016522698A JP6470275B2 (ja) 2013-06-28 2014-06-17 複合構造物を製造する方法
CN201480036456.1A CN105358474B (zh) 2013-06-28 2014-06-17 复合结构的制造工艺
SG11201510631VA SG11201510631VA (en) 2013-06-28 2014-06-17 Process For The Manufacture Of A Composite Structure
DE112014003019.8T DE112014003019B4 (de) 2013-06-28 2014-06-17 Prozess für die Herstellung einer Verbundstruktur

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR1301528 2013-06-28
FR1301528A FR3007891B1 (fr) 2013-06-28 2013-06-28 Procede de fabrication d'une structure composite

Publications (1)

Publication Number Publication Date
WO2014207346A1 true WO2014207346A1 (fr) 2014-12-31

Family

ID=49474468

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/FR2014/051487 Ceased WO2014207346A1 (fr) 2013-06-28 2014-06-17 Procede de fabrication d'une structure composite

Country Status (7)

Country Link
US (1) US9887124B2 (enExample)
JP (1) JP6470275B2 (enExample)
CN (1) CN105358474B (enExample)
DE (1) DE112014003019B4 (enExample)
FR (1) FR3007891B1 (enExample)
SG (1) SG11201510631VA (enExample)
WO (1) WO2014207346A1 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6747386B2 (ja) 2017-06-23 2020-08-26 信越半導体株式会社 Soiウェーハの製造方法
FR3116151A1 (fr) * 2020-11-10 2022-05-13 Commissariat A L'energie Atomique Et Aux Energies Alternatives Procede de formation d’une structure de piegeage d’un substrat utile
FR3134229B1 (fr) * 2022-04-01 2024-03-08 Commissariat Energie Atomique Procede de transfert d’une couche mince sur un substrat support

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2797714A1 (fr) * 1999-08-20 2001-02-23 Soitec Silicon On Insulator Procede de traitement de substrats pour la microelectronique et substrats obtenus par ce procede
US20050148163A1 (en) * 2003-12-19 2005-07-07 Nguyet-Phuong Nguyen Method of catastrophic transfer of a thin film after co-implantation
EP1705704A1 (en) * 2004-01-08 2006-09-27 SUMCO Corporation Process for producing soi wafer

Family Cites Families (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW437078B (en) 1998-02-18 2001-05-28 Canon Kk Composite member, its separation method, and preparation method of semiconductor substrate by utilization thereof
JP3031904B2 (ja) * 1998-02-18 2000-04-10 キヤノン株式会社 複合部材とその分離方法、及びそれを利用した半導体基体の製造方法
FR2809867B1 (fr) * 2000-05-30 2003-10-24 Commissariat Energie Atomique Substrat fragilise et procede de fabrication d'un tel substrat
FR2816445B1 (fr) * 2000-11-06 2003-07-25 Commissariat Energie Atomique Procede de fabrication d'une structure empilee comprenant une couche mince adherant a un substrat cible
FR2894990B1 (fr) * 2005-12-21 2008-02-22 Soitec Silicon On Insulator Procede de fabrication de substrats, notamment pour l'optique,l'electronique ou l'optoelectronique et substrat obtenu selon ledit procede
FR2817394B1 (fr) * 2000-11-27 2003-10-31 Soitec Silicon On Insulator Procede de fabrication d'un substrat notamment pour l'optique, l'electronique ou l'optoelectronique et substrat obtenu par ce procede
FR2823599B1 (fr) * 2001-04-13 2004-12-17 Commissariat Energie Atomique Substrat demomtable a tenue mecanique controlee et procede de realisation
FR2827423B1 (fr) * 2001-07-16 2005-05-20 Soitec Silicon On Insulator Procede d'amelioration d'etat de surface
WO2003009386A1 (en) * 2001-07-17 2003-01-30 Shin-Etsu Handotai Co.,Ltd. Method for producing bonding wafer
FR2835095B1 (fr) * 2002-01-22 2005-03-18 Procede de preparation d'ensembles a semi-conducteurs separables, notamment pour former des substrats pour l'electronique, l'optoelectrique et l'optique
KR100511656B1 (ko) * 2002-08-10 2005-09-07 주식회사 실트론 나노 에스오아이 웨이퍼의 제조방법 및 그에 따라 제조된나노 에스오아이 웨이퍼
US6911375B2 (en) * 2003-06-02 2005-06-28 International Business Machines Corporation Method of fabricating silicon devices on sapphire with wafer bonding at low temperature
FR2857983B1 (fr) * 2003-07-24 2005-09-02 Soitec Silicon On Insulator Procede de fabrication d'une couche epitaxiee
US7179719B2 (en) * 2004-09-28 2007-02-20 Sharp Laboratories Of America, Inc. System and method for hydrogen exfoliation
FR2877491B1 (fr) * 2004-10-29 2007-01-19 Soitec Silicon On Insulator Structure composite a forte dissipation thermique
US8138061B2 (en) * 2005-01-07 2012-03-20 International Business Machines Corporation Quasi-hydrophobic Si-Si wafer bonding using hydrophilic Si surfaces and dissolution of interfacial bonding oxide
JP2006216826A (ja) * 2005-02-04 2006-08-17 Sumco Corp Soiウェーハの製造方法
FR2890489B1 (fr) * 2005-09-08 2008-03-07 Soitec Silicon On Insulator Procede de fabrication d'une heterostructure de type semi-conducteur sur isolant
JP2007242972A (ja) * 2006-03-09 2007-09-20 Shin Etsu Handotai Co Ltd Soiウェーハの製造方法
JP2008028070A (ja) * 2006-07-20 2008-02-07 Sumco Corp 貼り合わせウェーハの製造方法
US20080070340A1 (en) * 2006-09-14 2008-03-20 Nicholas Francis Borrelli Image sensor using thin-film SOI
FR2910179B1 (fr) * 2006-12-19 2009-03-13 Commissariat Energie Atomique PROCEDE DE FABRICATION DE COUCHES MINCES DE GaN PAR IMPLANTATION ET RECYCLAGE D'UN SUBSTRAT DE DEPART
FR2911430B1 (fr) * 2007-01-15 2009-04-17 Soitec Silicon On Insulator "procede de fabrication d'un substrat hybride"
FR2912259B1 (fr) * 2007-02-01 2009-06-05 Soitec Silicon On Insulator Procede de fabrication d'un substrat du type "silicium sur isolant".
FR2913528B1 (fr) * 2007-03-06 2009-07-03 Soitec Silicon On Insulator Procede de fabrication d'un substrat comportant une couche d'oxyde enterree pour la realisation de composants electroniques ou analogues.
US7767542B2 (en) * 2007-04-20 2010-08-03 Semiconductor Energy Laboratory Co., Ltd Manufacturing method of SOI substrate
US7619283B2 (en) * 2007-04-20 2009-11-17 Corning Incorporated Methods of fabricating glass-based substrates and apparatus employing same
US7763502B2 (en) * 2007-06-22 2010-07-27 Semiconductor Energy Laboratory Co., Ltd Semiconductor substrate, method for manufacturing semiconductor substrate, semiconductor device, and electronic device
JP5386856B2 (ja) * 2008-06-03 2014-01-15 株式会社Sumco 貼り合わせウェーハの製造方法
JP5478199B2 (ja) * 2008-11-13 2014-04-23 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP5310004B2 (ja) * 2009-01-07 2013-10-09 信越半導体株式会社 貼り合わせウェーハの製造方法
US8048773B2 (en) * 2009-03-24 2011-11-01 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
CN102986020A (zh) * 2010-06-30 2013-03-20 康宁股份有限公司 对绝缘体基材上的硅进行精整的方法
US8487280B2 (en) * 2010-10-21 2013-07-16 Varian Semiconductor Equipment Associates, Inc. Modulating implantation for improved workpiece splitting
JP5802436B2 (ja) * 2011-05-30 2015-10-28 信越半導体株式会社 貼り合わせウェーハの製造方法
JP5587257B2 (ja) * 2011-07-06 2014-09-10 信越半導体株式会社 イオン注入機の基板保持具の劣化判定方法
CN102386123B (zh) * 2011-07-29 2013-11-13 上海新傲科技股份有限公司 制备具有均匀厚度器件层的衬底的方法
CN102347219A (zh) 2011-09-23 2012-02-08 中国科学院微电子研究所 形成复合功能材料结构的方法
JP5670303B2 (ja) * 2011-12-08 2015-02-18 信越半導体株式会社 イオン注入機の基板保持具の劣化判定方法
JP5927894B2 (ja) * 2011-12-15 2016-06-01 信越半導体株式会社 Soiウェーハの製造方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2797714A1 (fr) * 1999-08-20 2001-02-23 Soitec Silicon On Insulator Procede de traitement de substrats pour la microelectronique et substrats obtenus par ce procede
US20050148163A1 (en) * 2003-12-19 2005-07-07 Nguyet-Phuong Nguyen Method of catastrophic transfer of a thin film after co-implantation
EP1705704A1 (en) * 2004-01-08 2006-09-27 SUMCO Corporation Process for producing soi wafer

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
SANO Y ET AL: "Ultraprecision finishing technique by numerically controlled sacrificial oxidation", JOURNAL OF CRYSTAL GROWTH, ELSEVIER, AMSTERDAM, NL, vol. 310, no. 7-9, 1 April 2008 (2008-04-01), pages 2173 - 2177, XP022697602, ISSN: 0022-0248, [retrieved on 20071122], DOI: 10.1016/J.JCRYSGRO.2007.11.094 *

Also Published As

Publication number Publication date
CN105358474B (zh) 2018-02-13
SG11201510631VA (en) 2016-01-28
US9887124B2 (en) 2018-02-06
JP6470275B2 (ja) 2019-02-13
DE112014003019B4 (de) 2025-06-05
JP2016526796A (ja) 2016-09-05
CN105358474A (zh) 2016-02-24
FR3007891A1 (fr) 2015-01-02
DE112014003019T5 (de) 2016-03-17
US20160372361A1 (en) 2016-12-22
FR3007891B1 (fr) 2016-11-25

Similar Documents

Publication Publication Date Title
FR2888663A1 (fr) Procede de diminution de la rugosite d'une couche epaisse d'isolant
FR3068508A1 (fr) Procede de transfert d'une couche mince sur un substrat support presentant des coefficients de dilatation thermique differents
EP1208593A1 (fr) Procede de traitement de substrats pour la micro-electronique et substrats obtenus par ce procede
FR2938119A1 (fr) Procede de detachement de couches semi-conductrices a basse temperature
EP0780889A2 (fr) Procédé de depÔt sélectif d'un siliciure de métal réfractaire sur du silicium et plaquette de silicium métallisée par ce procédé
EP4000090B1 (fr) Procédé de collage hydrophile de substrats
EP2256798A1 (fr) Traitement thermique de stabilisation d'interface de collage
FR2913528A1 (fr) Procede de fabrication d'un substrat comportant une couche d'oxyde enterree pour la realisation de composants electroniques ou analogues.
EP1631982A1 (fr) Procede d obtention d une couche tres mince par amincissement par auto-portage provoque
WO2014207346A1 (fr) Procede de fabrication d'une structure composite
FR3085538A1 (fr) Tranche soi et son procede de production
EP3335239B1 (fr) Procédé de fabrication d'une structure semi-conductrice avec collage direct temporaire exploitant une couche poreuse
FR3029352A1 (fr) Procede d'assemblage de deux substrats
FR2893446A1 (fr) TRAITEMENT DE COUCHE DE SiGe POUR GRAVURE SELECTIVE
FR2907966A1 (fr) Procede de fabrication d'un substrat.
FR2926925A1 (fr) Procede de fabrication d'heterostructures
FR2851847A1 (fr) Relaxation d'une couche mince apres transfert
EP4091197A1 (fr) Procédé de fabrication d'un capteur d'image
FR2851848A1 (fr) Relaxation a haute temperature d'une couche mince apres transfert
FR2987935A1 (fr) Procede d'amincissement de la couche active de silicium d'un substrat du type "silicium sur isolant" (soi).
FR3093859A1 (fr) Procédé de transfert d’une couche utile sur une substrat support
EP3753047B1 (fr) Structure démontable et procédé de démontage utilisant ladite structure
FR3112239A1 (fr) Substrat support pour structure soi et procede de fabrication associe
WO2023186595A1 (fr) Procede de transfert d'une couche mince sur un substrat support
FR3146019A1 (fr) Procédé de formation d’une zone de fragisilation dans un substrat semi-conducteur

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 201480036456.1

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 14750533

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 14900257

Country of ref document: US

ENP Entry into the national phase

Ref document number: 2016522698

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 112014003019

Country of ref document: DE

122 Ep: pct application non-entry in european phase

Ref document number: 14750533

Country of ref document: EP

Kind code of ref document: A1

WWG Wipo information: grant in national office

Ref document number: 112014003019

Country of ref document: DE