WO2004075298A1 - Soiウエーハの製造方法及びsoiウエーハ - Google Patents

Soiウエーハの製造方法及びsoiウエーハ Download PDF

Info

Publication number
WO2004075298A1
WO2004075298A1 PCT/JP2004/001557 JP2004001557W WO2004075298A1 WO 2004075298 A1 WO2004075298 A1 WO 2004075298A1 JP 2004001557 W JP2004001557 W JP 2004001557W WO 2004075298 A1 WO2004075298 A1 WO 2004075298A1
Authority
WO
WIPO (PCT)
Prior art keywords
oxide film
buried oxide
thickness
soi
heat treatment
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2004/001557
Other languages
English (en)
French (fr)
Japanese (ja)
Inventor
Isao Yokokawa
Hiroji Aga
Kiyoshi Mitani
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shin Etsu Handotai Co Ltd
Original Assignee
Shin Etsu Handotai Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shin Etsu Handotai Co Ltd filed Critical Shin Etsu Handotai Co Ltd
Priority to EP04711028A priority Critical patent/EP1596437A4/en
Priority to US10/544,374 priority patent/US7524744B2/en
Priority to JP2005502689A priority patent/JP4442560B2/ja
Publication of WO2004075298A1 publication Critical patent/WO2004075298A1/ja
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P30/00Ion implantation into wafers, substrates or parts of devices
    • H10P30/20Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
    • H10P30/208Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping of electrically inactive species
    • H10P30/209Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping of electrically inactive species in silicon to make buried insulating layers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19Preparing inhomogeneous wafers
    • H10P90/1904Preparing vertically inhomogeneous wafers
    • H10P90/1906Preparing SOI wafers
    • H10P90/1908Preparing SOI wafers using silicon implanted buried insulating layers, e.g. oxide layers [SIMOX]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10Isolation regions comprising dielectric materials
    • H10W10/181Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers

Definitions

  • the present invention relates to a method for manufacturing an SOI wafer having an SOI (Silicon insulnator) structure in which a silicon layer is formed on an insulator, and an SOI wafer manufactured by the method.
  • SOI Silicon insulnator
  • SOI wafers which have an SOI structure in which a silicon layer (SOI layer) is formed on an insulator, excel in high-speed, low power consumption, high withstand voltage, environmental resistance, etc. of devices.
  • SOI layer silicon layer
  • the SOI wafer As a typical method of manufacturing the SOI wafer, there are a bonding method and a SIMOX (.Separanationyb-iomn-implanatedoxxygen) method.
  • the bonding method an oxide film is formed on at least one of the bond wafer that forms the SOI layer and the base wafer that serves as the support substrate, and the bond wafer and the base wafer are bonded via the formed oxide film. Later, the SOI wafer is manufactured by thinning the bond wafer.
  • the SI MOX method is to manufacture SOI wafers (SI MO X wafers) by implanting oxygen ions into silicon wafers and then performing heat treatment to form a buried oxide film in the silicon wafers.
  • a silicon wafer 11 that has been subjected to mirror polishing or the like is prepared (step (a ′)), and then 50 (b ′) is performed in step (b ′).
  • Oxygen ions (o) are introduced into the wafer from one main surface of the silicon wafer heated to about 0 ° C.
  • the oxygen ion implantation layer 12 is formed by performing ion implantation of +). At this time, the ion implantation conditions are such that the implantation energy is usually 150 to 200 keV, and the dose of oxygen ions is 1.5 ⁇ 1 to form a continuous buried oxide film. 0 1 A high dose of about 8 cm 2 or more is required.
  • an oxide film forming heat treatment for changing the oxygen ion implanted layer 12 formed on the wafer into a buried oxide film 13 in the step (c ′) is performed, for example, at a temperature of 130 ° C. or more in an inert gas atmosphere.
  • the SOI wafer 15 having the SOI layer 14 formed on the buried oxide film 13 can be manufactured.
  • the SOI wafer manufactured by the SIMOX method easily achieves excellent film thickness uniformity because the thickness of the SOI layer and the buried oxide film are determined by the ion implantation energy and dose during oxygen ion implantation. It has the advantage of being able to obtain SOI wafers from a single silicon wafer without the need for two wafers as in the bonding method described above, resulting in relatively low cost. It is possible to manufacture with.
  • SOI wafers having a thin buried oxide film are required.
  • the thickness of the buried oxide film of the SOI wafer will be further reduced from lOOnm to 50 nm or less.
  • the SOI wafer manufactured by the above-described SIMOX method is superior to the SOI wafer manufactured by the above-mentioned bonding method in terms of film thickness uniformity and manufacturing cost, but is present in the SOI layer.
  • the crystallinity of the SOI layer is inferior and the surface roughness of the SOI layer is large. Therefore, SI MO X In the production of SOI wafers by the method, it is also desired to improve the crystallinity of the SOI layer and the surface quality. Disclosure of the invention
  • an object of the present invention is to use a SIMOX method to provide a buried oxide film having a small thickness and high completeness
  • An object of the present invention is to provide a method for manufacturing an SOI wafer capable of manufacturing a high-quality SOI wafer excellent in crystallinity and surface quality.
  • the oxygen ion implanted layer is implanted into the silicon wafer.
  • a method for producing an SOI wafer having an SOI layer on a buried oxide film by performing an oxide film forming heat treatment for changing to a buried oxide film the method comprises the steps of: forming a buried oxide film on the silicon wafer; The buried oxide film is formed so as to be thicker than the buried oxide film of the wafer, and then the silicon wafer on which the buried oxide film is formed is subjected to a heat treatment to reduce the thickness of the buried oxide film.
  • a method for manufacturing a SOI wafer is provided.
  • the thickness of the buried oxide film is more than the thickness of the buried oxide film desired in the manufactured SOI wafer.
  • a buried oxide film is formed so as to be thicker, and then a silicon wafer is subjected to a heat treatment to reduce the thickness of the buried oxide film.
  • a high-quality SOI wafer having a buried oxide film with reduced thickness and improved integrity can be easily manufactured.
  • the portion where the thickness is reduced is reduced to a silicon layer having good crystallinity, and further, a heat treatment for reducing the buried oxide film thickness is performed.
  • the SOI layer grows in a solid layer using the silicon layer having good crystallinity as a seed, so that the crystallinity of the SOI layer becomes extremely good, and at the same time, the surface roughness of the SOI layer is improved to improve the surface quality be able to.
  • the heat treatment for reducing the thickness of the buried oxide film is preferably performed at a temperature of 100 ° C. or more in an atmosphere of a hydrogen gas, an argon gas, or a mixed gas thereof.
  • the thickness of the oxide film can be effectively reduced, and a buried oxide film having a desired thin thickness can be reliably obtained. Also, the crystallinity and surface quality of the SOI layer can be reliably improved.
  • the concentration of oxygen contained in the heat treatment atmosphere of the heat treatment for reducing the thickness of the buried oxide film is 10 ppm or less.
  • the material of the evaporator and / or heat treatment tube used in the heat treatment for reducing the thickness of the buried oxide film is S i, S i C, or at least these coated on the inner wall surface. Is preferred.
  • the material of the evaporator and / or the heat treatment tube is mainly composed of oxygen-free S i, S i c
  • the oxygen concentration in the heat treatment atmosphere can be kept low, so that the heat treatment for reducing the thickness of the buried oxide film as described above ⁇ ⁇ ⁇ ⁇ ⁇ Etching that occurs on the surface of the wafer can be reliably prevented.
  • the silicon oxide wafer when forming an embedded oxide film in the silicon wafer, after performing the oxide film forming heat treatment, the silicon oxide wafer is subjected to an internal oxidation process of the embedded oxide film. It is preferred to do so.
  • the buried oxide is formed after the silicon If a buried oxide film is formed by adding an internal oxidation process of the film, that is, an IT0X process, it is easy to make the thickness of the buried oxide film larger than the thickness of the buried oxide film of the SOI wafer to be manufactured. Becomes possible. Furthermore, for example, in the case where a buried oxide film is formed by implanting oxygen ions at a low dose, the quality of the buried oxide film is improved by performing this ITOX treatment, and the buried oxide film has high integrity and extremely high quality. High quality SOI wafers can be manufactured.
  • a sacrificial oxidation process is further performed to adjust the thickness of the SOI layer.
  • a thermal oxide film is further formed on the SOI layer, and the oxide film is removed, that is, a so-called sacrificial oxidation process is performed.
  • the damage layer generated on the surface of the SOI layer can be removed, and the thickness of the SOI layer can be adjusted while further improving the crystal quality of the SOI layer. .
  • an SOI wafer manufactured by the method for manufacturing an SOI wafer according to the present invention.
  • the SOI wafer manufactured by the method for manufacturing an SOI wafer according to the present invention has a buried oxide film having a small thickness and a high degree of completeness, and has a very good crystallinity and surface quality of the SOI layer. SIMOX II Eha.
  • the buried oxide film thickness of the SOI wafer can be less than 50 nm.
  • the SOI I / O wafer of the present invention can be a very high quality SIO I / O wafer having a buried oxide film thickness of less than 50 nm which has been conventionally difficult to manufacture.
  • FIG. 1 shows an example of a method for manufacturing an SOI wafer by the SIMOX method according to the present invention.
  • FIG. 2 is a flow chart showing a method for manufacturing an SOI wafer by the conventional SIMOX method.
  • Figure 3 shows the relationship between the heat treatment time of the heat treatment to reduce the thickness of the buried oxide film and the amount of decrease in the thickness of the buried oxide film, and the thickness of the SOI layer formed on the SOI wafer and the thickness of the buried oxide film. It is the graph which showed the relationship of the decrease amount.
  • buried oxide films formed on SOI wafers are required to be as thin as 100 nm or less. It is considered that the demand will be further advanced, and that it is necessary to manufacture an SOI ⁇ wafer having a buried oxide film thickness of, for example, 50 nm or less, such as 20 nm or 1 O nm.
  • the present inventors have conducted intensive studies and studies on a method for manufacturing an SOI wafer having a thin buried oxide film and improved integrity using the SIMOX method.
  • the buried oxide film is formed so as to be thicker than the buried oxide film of the SOI wafer finally manufactured.
  • the thickness of the buried oxide film of the SOI wafer manufactured by the SIMOX method can be reduced.
  • the present inventors have found that a high-quality SOI wafer having a buried oxide film having a smaller thickness and higher completeness than the conventional one and having extremely good crystallinity and surface quality of the SOI layer can be manufactured. I made it.
  • FIG. 1 is a flowchart showing an example of a method of manufacturing an SOI wafer by the SIMOX method according to the present invention.
  • a mirror-polished silicon wafer 1 is prepared (step (a)). If the silicon wafer is mirror-polished as described above, the flatness of the mirror-polished surface of the wafer is almost maintained at the manufactured SOI wafer, so that an SOI wafer having high flatness can be obtained.
  • Oxygen ions (0 + ) are ion-implanted to a predetermined depth from one main surface of the silicon wafer 1 heated to about C to form an oxygen ion-implanted layer 2.
  • the ion implantation conditions are not particularly limited.
  • the implantation energy is set to about 150 to 200 keV, which is generally widely used, and the dose amount is set to the amount of oxidation to be performed later.
  • Ion implantation is performed at a low dose of about 4.0 ⁇ 10 17 / cm 2 in order to prevent the occurrence of threading dislocations in the film formation heat treatment. At this time, if necessary, the implantation of oxygen ions can be performed separately.
  • an oxide film forming heat treatment for changing the oxygen ion implanted layer 2 into a buried oxide film 3 is performed in a step (c).
  • the heat treatment conditions for the oxide film formation heat treatment are not particularly limited as long as the oxygen ion implanted layer can be changed to a buried oxide film.For example, in an argon gas atmosphere having an oxygen concentration of 1% or less, a temperature of 130 ° C.
  • the buried oxide film 3 can be formed by performing a heat treatment at a temperature of not less than C and not more than the melting point of silicon for 3 to 6 hours. At this time, since the buried oxide film 3 has a low dose of oxygen ions, the film thickness is small and a pinhole is easily formed.
  • step (d) an internal oxidation treatment (ITOX treatment) of the buried oxide film is performed on the silicon wafer to improve the quality of the buried oxide film.
  • ITOX treatment internal oxidation treatment
  • a silicon wafer on which the buried oxide film 3 is formed is subjected to ITOX treatment in an oxygen gas atmosphere at a temperature of 115 ° C. to a temperature lower than the melting point of silicon for several hours, thereby obtaining a silicon oxide.
  • a thicker buried oxide film 4 can be formed in the wafer.
  • the ITOX treatment is performed. Although not necessary, even in this case, the quality of the buried oxide film can be improved by adding the ITOX treatment.In addition, when the ITOX treatment is performed on the silicon wafer, A thermal oxide film 5 is formed.
  • the thermal oxide film 5 formed on the wafer surface is removed by etching, chemical mechanical polishing, or the like, and then, in step (e), the buried oxide film 4 is formed on the silicon wafer on which the thick buried oxide film 4 is formed.
  • a heat treatment is performed to reduce the thickness of the film.
  • an SOI wafer 8 having a buried oxide film 6 having a reduced thickness to a desired thickness and an SOI layer 7 on the buried oxide film 6 is manufactured. can do.
  • the thickness of the buried oxide film 6 of the finally obtained SOI wafer 8 is determined by the product standard. In the present invention, the thickness is 10 nm or less, further 50 nm or less, and 5 nm or less. It is possible to form a very thin buried oxide film having a thickness less than or equal to.
  • the heat treatment to reduce the thickness of the buried oxide film was performed after the ITOX treatment.However, the ITOX treatment was performed after the heat treatment to reduce the buried oxide film, or these steps were repeated to further improve the quality of the buried oxide film. It is also possible. Further, in the present invention, since the heat treatment is performed to reduce the thickness of the buried oxide film, the portion where the film thickness is reduced is reduced to a silicon layer having good crystallinity. During this time, the SOI layer is grown as a solid layer using the silicon layer having good crystallinity as a seed, so that the crystallinity of the SOI layer can be improved. It can also improve quality.
  • the thermal oxide film 5 thus formed remains on the wafer surface, it is difficult to reduce the thickness of the buried oxide film. Therefore, if an oxide film is formed on the surface of the silicon wafer, a heat treatment for removing the oxide film on the wafer surface as described above and reducing the thickness of the buried oxide film without the oxide film on the wafer surface is performed as described above. It is preferred to do so.
  • the heat treatment conditions for the heat treatment for reducing the thickness of the buried oxide film can be determined as necessary, and are not particularly limited.
  • the heat treatment may be performed in a hydrogen gas, argon gas, or mixed gas atmosphere thereof.
  • the thickness of the buried oxide film can be effectively reduced, and the product specification can be reduced to, for example, 100 to 100 nm, such as 10 to 80 nm.
  • a buried oxide film having a thickness of less than nm can be easily obtained.
  • the thermal oxide film formed on the surface of the wafer was removed after the ITOX treatment, and a thickness of 276 nm was deposited on the buried oxide film.
  • Three silicon wafers with a thick SOI layer were prepared.
  • each silicon wafer was subjected to heat treatment to reduce the thickness of the buried oxide film in an atmosphere of 100% argon gas at 1200 ° C. for 1, 2, or 4 hours.
  • the reduction in the thickness of the buried oxide film under the heat treatment conditions was measured.
  • the thickness reduction of the buried oxide film was measured by measuring the thickness of the buried oxide film of the silicon wafer before and after the heat treatment using a multilayer spectroscopic ellipsometer (manufactured by SOPRA).
  • a silicon wafer with a 160 nm thick SOI layer on the buried oxide A silicon wafer is prepared, and a heat treatment is performed on the silicon wafer at a temperature of 1200 ° C. for 1 hour in an atmosphere of 100% argon gas to reduce the thickness of the buried oxide film.
  • the thickness reduction was measured.
  • the measurement results are also shown in FIG.
  • Fig. 3 by reducing the thickness of the SOI layer formed on the buried oxide film from 276 nm to 16 O nm, the amount of reduction in the thickness of the buried oxide film during heat treatment is increased. This indicates that the amount of reduction in the thickness of the buried oxide film changes according to the thickness of the SOI layer. Therefore, when performing a heat treatment to reduce the thickness of the buried oxide film, it is desirable to control the thickness of the SOI layer formed on the buried oxide film to determine the heat treatment conditions.
  • the concentration of oxygen contained in the heat treatment atmosphere is higher than 10 ppni, the surface of the SOI wafer is etched during the heat treatment and the surface of the SOI layer is etched. Roughness and film thickness uniformity may be deteriorated. Therefore, when performing a heat treatment to reduce the thickness of the buried oxide film, it is preferable that the concentration of oxygen contained in the heat treatment atmosphere be 10 ppm or less, whereby the surface of the SOI wafer is etched during the heat treatment. Thus, an SOI wafer on which an SOI layer having excellent surface roughness and film thickness uniformity is formed can be manufactured.
  • the heat treatment apparatus used for performing the heat treatment for reducing the thickness of the buried oxide film is not particularly limited, and a generally used heat treatment apparatus can be used.
  • a quartz boat or quartz tube which is commonly used, is used for an e-boat for holding an e-chamber or for a heat treatment tube for forming a reaction chamber, the influence of oxygen contained as a main component in them will cause
  • the surface of the SOI wafer may be etched and the surface roughness and the film thickness uniformity of the SOI layer may be deteriorated.
  • the material of the e-boat and / or the heat treatment tube used in the heat treatment for reducing the thickness of the buried oxide film of the present invention is made of Si, Sic not containing oxygen as a main component, or at least these on the inner wall surface. It is preferable to use those coated.
  • the “Ahaboat” heat treatment tube made of such a material the oxygen concentration in the heat treatment atmosphere can be kept low, ⁇ ⁇ ⁇ ⁇ ⁇ Etching that occurs on the surface of the wafer can be reliably prevented.
  • a so-called sacrificial oxidation is performed in which a thermal oxide film is formed on the SOI layer after the heat treatment for reducing the thickness of the buried oxide film and the oxide film is removed.
  • a treatment is performed.
  • a heat treatment in an oxidizing atmosphere is performed to form an oxide film on the surface of the SOI layer, and then, the HF film is formed on the surface of the SOI layer using HF. What is necessary is just to remove by etching with the aqueous solution containing. If etching is performed with an aqueous solution containing HF in this manner, only the oxide film is removed by etching, and an SOI wafer in which contaminants such as damage and heavy metals have been removed by sacrificial oxidation can be obtained.
  • the damage layer formed on the surface of the SOI wafer by oxygen ion implantation can be reliably removed, and the crystal quality of the SOI layer can be further improved. Since the thickness of the SOI layer can be adjusted while increasing the SOI quality, a higher quality SOI wafer can be manufactured.
  • a mirror-polished silicon wafer having a diameter of 20 Omm was prepared, and an SOI wafer having a buried oxide film having a thickness of 80 ⁇ as a product standard was manufactured by the SIMOX method.
  • oxygen is removed from one main surface of the silicon wafer heated to about 500 ° C.
  • the ions were implanted under the conditions of an implantation energy of 180 keV and a dose of 4 ⁇ 10 17 / cm 2 to form an oxygen ion implanted layer in the wafer.
  • heat treatment for forming an oxide film was performed at 135 ° C. for 4 hours in an argon gas atmosphere having an oxygen concentration of 0.5% to change the oxygen ion implanted layer in the silicon wafer into a buried oxide film.
  • the operation was performed at 350 for 4 hours to increase the thickness of the buried oxide film in the silicon wafer.
  • the resulting silicon wafer was placed in an argon gas atmosphere (oxygen concentration 1 O ppm or less) at 1200 ° C.
  • argon gas atmosphere oxygen concentration 1 O ppm or less
  • a heat treatment was performed for 4 hours to reduce the thickness of the buried oxide film, and the thickness of the buried oxide film was reduced by 30 ⁇ to manufacture an SOI wafer having a buried oxide film having a thickness of 80 nm.
  • ITOX treatment is performed at 135 ° C for 4 hours in a mixed gas atmosphere of argon gas and oxygen gas (oxygen concentration: 70%), and the buried oxide film in the silicon wafer is thickened to a thickness of 11 O nm.
  • An SOI wafer with a buried oxide film was fabricated (no heat treatment was performed to reduce the thickness of the buried oxide film).
  • each SOI wafer was immersed in an HF aqueous solution, and then formed on the HF defect and buried oxide film formed in the SOI layer of each SOI wafer.
  • the pinhole was observed with an optical microscope and its density was measured. The results of these measurements are shown in Table 1 below, together with the above-mentioned SOI II wafer manufacturing conditions.
  • Heat-treated tube material SiC
  • wafer port material Si
  • Table 1 the SOI wafer of the present invention (Example 1) has a thin buried oxide film thickness of 8 O nm. However, it can be seen that it has a buried oxide film of the same quality as that of the conventional IMOX-treated SIMOX II wafer (Comparative Example 1). In contrast, the SOI wafer of Comparative Example 2 has an embedded Since the I OX treatment was not performed to form the oxide film, pinholes were significantly generated in the buried oxide film, and the quality of the buried oxide film was extremely low.
  • a plurality of SOI wafers each having a buried oxide film with a thickness of 80 nm manufactured under the same conditions as in Example 1 above were prepared, and these were prepared under the argon gas atmosphere (oxygen concentration lO ppm or less).
  • the final buried oxide film thickness is 40 ⁇ m, 20 nm, and 10 nm.
  • a 5 nm SOI wafer was obtained.
  • the HF defect density and the pinhole density of these SOI wafers were measured in the same manner as in Example 1. As a result, they were found to be equivalent to those of Example 1 and Comparative Example 1.
  • the SIMOX method is used in which an SOI wafer can be manufactured from one wafer without using a bonding method that requires two wafers when manufacturing an SOI wafer. Even in this case, a high-quality SOI wafer having a buried oxide film thickness of less than 50 nm, which cannot be obtained by the conventional SIMOX method, can be obtained.
  • the present invention is not limited to the above embodiment.
  • the above embodiment is an exemplification, and has substantially the same configuration as the technical idea described in the claims of the present invention. It is included in the technical scope of the invention.
  • the SOI wafer is manufactured mainly by injecting oxygen ions at a low dose (dose / window).
  • the present invention is not limited to this. Do oxygen ion injection at dose

Landscapes

  • Element Separation (AREA)
PCT/JP2004/001557 2003-02-19 2004-02-13 Soiウエーハの製造方法及びsoiウエーハ Ceased WO2004075298A1 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP04711028A EP1596437A4 (en) 2003-02-19 2004-02-13 METHOD OF MANUFACTURING SOI WAFERS AND SOI WAFERS
US10/544,374 US7524744B2 (en) 2003-02-19 2004-02-13 Method of producing SOI wafer and SOI wafer
JP2005502689A JP4442560B2 (ja) 2003-02-19 2004-02-13 Soiウエーハの製造方法

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2003-040875 2003-02-19
JP2003040875 2003-02-19

Publications (1)

Publication Number Publication Date
WO2004075298A1 true WO2004075298A1 (ja) 2004-09-02

Family

ID=32905270

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2004/001557 Ceased WO2004075298A1 (ja) 2003-02-19 2004-02-13 Soiウエーハの製造方法及びsoiウエーハ

Country Status (7)

Country Link
US (1) US7524744B2 (https=)
EP (1) EP1596437A4 (https=)
JP (1) JP4442560B2 (https=)
KR (1) KR100947815B1 (https=)
CN (1) CN100418194C (https=)
TW (1) TW200416814A (https=)
WO (1) WO2004075298A1 (https=)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011504655A (ja) * 2007-11-23 2011-02-10 エス. オー. アイ. テック シリコン オン インシュレーター テクノロジーズ 精密な酸化物の溶解
JP2011512685A (ja) * 2008-02-20 2011-04-21 エス.オー.アイ.テック シリコン オン インシュレータ テクノロジーズ 酸化物溶解後の酸化

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1719179B1 (en) * 2004-02-25 2018-10-03 Sony Semiconductor Solutions Corporation Photodetecting device
JP5374805B2 (ja) * 2006-03-27 2013-12-25 株式会社Sumco Simoxウェーハの製造方法
KR101340004B1 (ko) * 2006-04-24 2013-12-11 신에쯔 한도타이 가부시키가이샤 Soi 웨이퍼의 제조방법
WO2008078132A1 (en) * 2006-12-26 2008-07-03 S.O.I.Tec Silicon On Insulator Technologies Method for producing a semiconductor-on-insulator structure
WO2008078133A1 (en) * 2006-12-26 2008-07-03 S.O.I.Tec Silicon On Insulator Technologies Method for producing a semiconductor-on-insulator structure
FR2912259B1 (fr) * 2007-02-01 2009-06-05 Soitec Silicon On Insulator Procede de fabrication d'un substrat du type "silicium sur isolant".
WO2008096194A1 (en) 2007-02-08 2008-08-14 S.O.I.Tec Silicon On Insulator Technologies Method of fabrication of highly heat dissipative substrates
WO2008114099A1 (en) 2007-03-19 2008-09-25 S.O.I.Tec Silicon On Insulator Technologies Patterned thin soi
JP2010027959A (ja) * 2008-07-23 2010-02-04 Sumco Corp 高抵抗simoxウェーハの製造方法
JP5493345B2 (ja) * 2008-12-11 2014-05-14 信越半導体株式会社 Soiウェーハの製造方法
KR100987794B1 (ko) 2008-12-22 2010-10-13 한국전자통신연구원 반도체 장치의 제조 방법
US8168507B2 (en) * 2009-08-21 2012-05-01 International Business Machines Corporation Structure and method of forming enhanced array device isolation for implanted plate EDRAM
CN101958317A (zh) * 2010-07-23 2011-01-26 上海宏力半导体制造有限公司 一种晶圆结构及其制造方法
FR2964495A1 (fr) * 2010-09-02 2012-03-09 Soitec Silicon On Insulator Procede de fabrication d'une structure seoi multiple comportant une couche isolante ultrafine
FR2972564B1 (fr) 2011-03-08 2016-11-04 S O I Tec Silicon On Insulator Tech Procédé de traitement d'une structure de type semi-conducteur sur isolant
FR2998418B1 (fr) * 2012-11-20 2014-11-21 Soitec Silicon On Insulator Procede de fabrication d'un substrat de type semi-conducteur sur isolant
CN105009297B (zh) * 2013-03-12 2019-06-14 应用材料公司 用于金属氧化物半导体薄膜晶体管的介电薄膜的针孔评估方法
CN103579109B (zh) * 2013-11-01 2016-06-08 电子科技大学 一种光电集成电路的制造方法
CN107393863A (zh) * 2017-05-22 2017-11-24 茆胜 Oled微型显示器ic片及其制备方法
US11245051B2 (en) 2018-10-12 2022-02-08 Boe Technology Group Co., Ltd. Micro light emitting diode apparatus and fabricating method thereof

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5310689A (en) 1990-04-02 1994-05-10 Motorola, Inc. Method of forming a SIMOX structure
EP0675534A2 (en) 1994-03-23 1995-10-04 Komatsu Electronic Metals Co., Ltd SOI substrate and method of producing the same
JPH1079355A (ja) * 1996-09-03 1998-03-24 Komatsu Denshi Kinzoku Kk Soi基板の製造方法
EP0966034A1 (en) 1998-06-18 1999-12-22 Canon Kabushiki Kaisha Method of manufacturing silicon-on-insulator substrate
JP2000082679A (ja) * 1998-07-08 2000-03-21 Canon Inc 半導体基板とその作製方法
JP2000091406A (ja) * 1998-09-08 2000-03-31 Mitsubishi Materials Silicon Corp ウェーハ保持具
JP2001257329A (ja) * 2000-03-10 2001-09-21 Nippon Steel Corp Simox基板およびその製造方法
JP2002270614A (ja) * 2001-03-12 2002-09-20 Canon Inc Soi基体、その熱処理方法、それを有する半導体装置およびその製造方法
US20020190318A1 (en) 2001-06-19 2002-12-19 International Business Machines Corporation Divot reduction in SIMOX layers

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5893729A (en) * 1995-06-28 1999-04-13 Honeywell Inc. Method of making SOI circuit for higher temperature and higher voltage applications
US5712173A (en) * 1996-01-24 1998-01-27 Advanced Micro Devices, Inc. Method of making semiconductor device with self-aligned insulator
US5795813A (en) * 1996-05-31 1998-08-18 The United States Of America As Represented By The Secretary Of The Navy Radiation-hardening of SOI by ion implantation into the buried oxide layer
JP3395661B2 (ja) * 1998-07-07 2003-04-14 信越半導体株式会社 Soiウエーハの製造方法
JP4476390B2 (ja) * 1998-09-04 2010-06-09 株式会社半導体エネルギー研究所 半導体装置の作製方法
FR2784796B1 (fr) * 1998-10-15 2001-11-23 Commissariat Energie Atomique Procede de realisation d'une couche de materiau enterree dans un autre materiau
JP2001144275A (ja) 1999-08-27 2001-05-25 Shin Etsu Handotai Co Ltd 貼り合わせsoiウエーハの製造方法および貼り合わせsoiウエーハ
JP3910766B2 (ja) 1999-09-16 2007-04-25 日野自動車株式会社 車高調整装置
US6417078B1 (en) 2000-05-03 2002-07-09 Ibis Technology Corporation Implantation process using sub-stoichiometric, oxygen doses at different energies
US6461933B2 (en) * 2000-12-30 2002-10-08 Texas Instruments Incorporated SPIMOX/SIMOX combination with ITOX option
US20050170570A1 (en) * 2004-01-30 2005-08-04 International Business Machines Corporation High electrical quality buried oxide in simox

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5310689A (en) 1990-04-02 1994-05-10 Motorola, Inc. Method of forming a SIMOX structure
EP0675534A2 (en) 1994-03-23 1995-10-04 Komatsu Electronic Metals Co., Ltd SOI substrate and method of producing the same
JPH1079355A (ja) * 1996-09-03 1998-03-24 Komatsu Denshi Kinzoku Kk Soi基板の製造方法
EP0966034A1 (en) 1998-06-18 1999-12-22 Canon Kabushiki Kaisha Method of manufacturing silicon-on-insulator substrate
JP2000082679A (ja) * 1998-07-08 2000-03-21 Canon Inc 半導体基板とその作製方法
US20020022348A1 (en) 1998-07-08 2002-02-21 Kiyofumi Sakaguchi Semiconductor substrate and production method thereof
JP2000091406A (ja) * 1998-09-08 2000-03-31 Mitsubishi Materials Silicon Corp ウェーハ保持具
JP2001257329A (ja) * 2000-03-10 2001-09-21 Nippon Steel Corp Simox基板およびその製造方法
JP2002270614A (ja) * 2001-03-12 2002-09-20 Canon Inc Soi基体、その熱処理方法、それを有する半導体装置およびその製造方法
US20020190318A1 (en) 2001-06-19 2002-12-19 International Business Machines Corporation Divot reduction in SIMOX layers

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP1596437A4

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011504655A (ja) * 2007-11-23 2011-02-10 エス. オー. アイ. テック シリコン オン インシュレーター テクノロジーズ 精密な酸化物の溶解
JP2011512685A (ja) * 2008-02-20 2011-04-21 エス.オー.アイ.テック シリコン オン インシュレータ テクノロジーズ 酸化物溶解後の酸化

Also Published As

Publication number Publication date
JPWO2004075298A1 (ja) 2006-06-01
CN100418194C (zh) 2008-09-10
KR20050100665A (ko) 2005-10-19
CN1748312A (zh) 2006-03-15
EP1596437A1 (en) 2005-11-16
TW200416814A (en) 2004-09-01
TWI344667B (https=) 2011-07-01
KR100947815B1 (ko) 2010-03-15
US7524744B2 (en) 2009-04-28
JP4442560B2 (ja) 2010-03-31
US20060051945A1 (en) 2006-03-09
EP1596437A4 (en) 2009-12-02

Similar Documents

Publication Publication Date Title
WO2004075298A1 (ja) Soiウエーハの製造方法及びsoiウエーハ
TWI310962B (https=)
CN100372060C (zh) 半导体材料的膜或层及制造该膜或层的方法
JP3395661B2 (ja) Soiウエーハの製造方法
US7947571B2 (en) Method for fabricating a semiconductor on insulator substrate with reduced Secco defect density
CN102246264B (zh) Soi晶片的制造方法
JP2010525598A (ja) 複合材料ウェハの製造方法および対応する複合材料ウェハ
JP7845245B2 (ja) エピタキシャルウェーハ及びsoiウェーハ並びにそれらの製造方法
US7902043B2 (en) Method of producing bonded wafer
JP4529036B2 (ja) 半導体用薄膜ウェハの製造方法
US8338277B2 (en) Method for manufacturing SOI substrate
US20040187769A1 (en) Method of producing SOI wafer
JP2003179216A (ja) Soiウエーハ
JP2010171282A (ja) 半導体基板及びその製造方法、並びにSi−SiGe積層体
JP2002289819A (ja) Simox基板
CN121694050A (zh) 外延片的制造方法
JPS59127841A (ja) 半導体装置の製造方法
JP2011138956A (ja) シリコン半導体基板の製造方法

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2005502689

Country of ref document: JP

ENP Entry into the national phase

Ref document number: 2006051945

Country of ref document: US

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 20048034553

Country of ref document: CN

Ref document number: 10544374

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 2004711028

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020057014656

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 1020057014656

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2004711028

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 10544374

Country of ref document: US