WO2003088355A1 - Dispositif a semi-conducteur et son procede d'assemblage - Google Patents
Dispositif a semi-conducteur et son procede d'assemblage Download PDFInfo
- Publication number
- WO2003088355A1 WO2003088355A1 PCT/JP2003/004693 JP0304693W WO03088355A1 WO 2003088355 A1 WO2003088355 A1 WO 2003088355A1 JP 0304693 W JP0304693 W JP 0304693W WO 03088355 A1 WO03088355 A1 WO 03088355A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- semiconductor element
- resin
- plate
- semiconductor device
- semiconductor
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 246
- 238000000034 method Methods 0.000 title claims description 27
- 229920005989 resin Polymers 0.000 claims abstract description 92
- 239000011347 resin Substances 0.000 claims abstract description 92
- 238000005520 cutting process Methods 0.000 claims description 24
- 238000010438 heat treatment Methods 0.000 claims description 21
- 230000007423 decrease Effects 0.000 claims description 2
- 239000007788 liquid Substances 0.000 claims 2
- 238000010008 shearing Methods 0.000 claims 1
- 230000003014 reinforcing effect Effects 0.000 abstract description 11
- 239000000758 substrate Substances 0.000 description 29
- 229920001187 thermosetting polymer Polymers 0.000 description 8
- 238000005192 partition Methods 0.000 description 7
- 239000000853 adhesive Substances 0.000 description 6
- 230000001070 adhesive effect Effects 0.000 description 6
- 238000005452 bending Methods 0.000 description 6
- 230000007246 mechanism Effects 0.000 description 6
- 230000008569 process Effects 0.000 description 6
- 239000000463 material Substances 0.000 description 4
- 229910000679 solder Inorganic materials 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 238000005498 polishing Methods 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 238000003825 pressing Methods 0.000 description 2
- 239000004925 Acrylic resin Substances 0.000 description 1
- 229920000178 Acrylic resin Polymers 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 239000012141 concentrate Substances 0.000 description 1
- 230000008602 contraction Effects 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 229920002050 silicone resin Polymers 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 230000007480 spreading Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 229920002803 thermoplastic polyurethane Polymers 0.000 description 1
- 229920005992 thermoplastic resin Polymers 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/27—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06134—Square or rectangular array covering only portions of the surface to be connected
- H01L2224/06135—Covering only the peripheral area of the surface to be connected, i.e. peripheral arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/959—Mechanical polishing of wafer
Definitions
- the present invention relates to a highly reliable semiconductor device and a method for assembling the same.
- FIG. 11A is a cross-sectional view of a conventional mounting structure
- FIG. 11B is a diagram illustrating a deformed state of a semiconductor element in the conventional mounting structure.
- the semiconductor device 1 is mounted on the substrate 10, and the electrodes 10 a formed on the upper surface of the substrate 10 are provided with solder as a forming material on the circuit forming surface of the semiconductor element 2.
- the bumps 3 are joined.
- the semiconductor element 2 is thinned for the purpose of keeping the stress generated at the joint between the semiconductor element and the bump low.
- FIG. 11B shows a state where a heat shrinkage stress is generated in the substrate 10 after the reflow in a mounting structure in which the semiconductor device 1 having the semiconductor element 2 subjected to such a thinning process is mounted on the substrate 10. Is shown. Since the semiconductor element 2 is thinned and easily bent, the semiconductor element 2 is deformed following the contraction displacement of the substrate 10. And the degree of thinning In the mounting structure using the semiconductor element 2 having a thickness of 150 ⁇ m or less, the radial deformation of the semiconductor element 2 causes the semiconductor element 2 to be bent between the bumps 3 (the part indicated by the arrow P 1). ), And the better the tracking is, the better followability is realized. Thus, it has been proved that the level of stress generated at the junction between the semiconductor element 2 and the bump 3 can be effectively reduced.
- the radius of the semiconductor element 2 increases rapidly outside the outermost bump 3. Therefore, in the vicinity of the outermost bump 3, a crack may be generated on the lower surface of the semiconductor element 2 near the outer side of the bump 3, and the semiconductor element 2 may be broken from the crack. That is, as the thickness of the semiconductor element is reduced, although the stress generated in the solder bump is reduced, there is a problem that local damage near the outer edge of the semiconductor element occurs.
- a semiconductor device comprises a semiconductor element having a plurality of external connection terminals formed on a surface, a semiconductor element having a rigidity higher than that of the semiconductor element, and a structure bonded to the rear surface using a resin.
- An apparatus comprising: a reinforcing portion for making an outer shape of the structure larger than an outer shape of the semiconductor element, and for reinforcing an edge of the semiconductor element by covering a side surface of the semiconductor element with the resin.
- FIG. 1 is a perspective view of the semiconductor device according to the first embodiment of the present invention.
- FIG. 1B is a partial cross-sectional view of the semiconductor device according to the first embodiment of the present invention.
- FIGS. 2A to 2E are process explanatory views of the semiconductor device assembling method according to the first embodiment of the present invention.
- FIG. 3 is a perspective view of a plate member used in the semiconductor device according to the first embodiment of the present invention.
- FIG. 4 is a perspective view of an electronic component mounting device used for assembling the semiconductor device according to the first embodiment of the present invention.
- FIG. 5 is a perspective view of a dicing apparatus used for assembling the semiconductor device according to the first embodiment of the present invention.
- FIG. 6 is a partial sectional view of a dicing apparatus used for assembling the semiconductor device according to the first embodiment of the present invention.
- FIG. 2A is a cross-sectional view of the mounting structure according to the first embodiment of the present invention.
- FIG. 7B is a partial cross-sectional view of the mounting structure according to the first embodiment of the present invention.
- FIG. 8A is a perspective view of the semiconductor device according to the first embodiment of the present invention.
- FIG. 8B is a plan view of the semiconductor device according to the first embodiment of the present invention.
- 9A to 9D are explanatory diagrams illustrating steps of an assembling method of the semiconductor device according to the second embodiment of the present invention.
- FIG. 10A is a perspective view of a semiconductor device according to Embodiment 3 of the present invention.
- FIG. 10B is a partial cross-sectional view of the semiconductor device according to the third embodiment of the present invention.
- FIG. 1A is a cross-sectional view of a conventional mounting structure.
- FIG. 11B is a diagram showing a deformed state of a semiconductor element in a conventional mounting structure.
- the semiconductor device 1 has a resin 5 on the back surface (that is, the second surface) of the semiconductor element 2. Accordingly, the plate 4 (structure) is bonded to the electrode 2a, which is a plurality of external connection terminals formed along the edge of the surface of the semiconductor element 2 (that is, the first surface).
- the bump 3 is formed.
- the semiconductor element 2 is in a state after a thinning process has been performed by a method such as mechanical polishing etching.
- a method such as mechanical polishing etching.
- the semiconductor element 2 in a state where a semiconductor element is mounted on a substrate via a bump, the smaller the thickness of the semiconductor element, the better the bonding reliability after mounting. This is because even if the stress concentrates at the junction of the bumps 3 due to the difference in stress between the semiconductor element 2 and the substrate, the semiconductor element 2 itself deforms (radius) in the thickness direction to reduce the stress. This is because they are dispersed.
- the semiconductor element 2 is thinned to set the thickness t1 to be in the range of 10 to 15 O / zm, and to be deformed in the thickness direction ( Radius) is possible.
- the surface opposite to the circuit forming surface (first surface) of the semiconductor element 2 is subjected to & 3 ⁇ 4P ⁇ ⁇ by mechanical polishing using a grindstone or the like, and is subjected to finish processing by dry etching or ⁇ .etching with a chemical solution.
- mechanical polishing is performed, a damaged layer having a large number of microcracks is formed on the back surface.
- the damaged layer is a factor that lowers the bending strength of the semiconductor element, but the finishing layer can remove the damaged layer to increase the bending strength of the semiconductor element 2.
- the plate 4 has a function of facilitating stable holding of the semiconductor device 1 in handling such as mounting the semiconductor device 1 and a function of protecting the semiconductor device 1 after being mounted on a substrate or the like from external force. as 3 Therefore plate 4 is intended, the structural material such as metal or ceramics or a resin, shaped so as to satisfy the above-described functions, i.e., a thickness t 2 that has a higher rigidity than the semiconductor element 2, the outer shape of the semiconductor element 2 The one processed into a larger external shape is used.
- a deformable material having a low elastic modulus is used as the resin 5 for bonding the semiconductor element 2 to the plate 4.
- the semiconductor element 2 can be bonded to the plate 4 while allowing the semiconductor element 2 to undergo a necessary amount of deformation in the thickness direction. That is, when the semiconductor device 1 is mounted on a substrate, the semiconductor element follows the deformation of the substrate. 2 can be deformed.
- the resin 5 is formed so as to protrude from the end of the semiconductor element 2 over the entire periphery of the semiconductor element 2.
- the protruding resin 5a is shaped to crawl along the side surface 2b of the semiconductor element 2 and at least partially cover the side surface 2b. It is not necessary to cover the entire surface of the side surface 2b in the thickness direction, but it is formed so as to cover the edge of the plate 4 side.
- the edge on the plate 4 side is formed by the second surface and the side surface 2 b of the semiconductor element 1.
- the resin 5 a covering the side surface 2 b in this manner acts as a reinforcing portion for reinforcing the edge of the semiconductor element 2.
- the plate member 6 is an intermediate component before the plate 4 constituting a part of the semiconductor device 1 is cut off.
- a partition 6a protruding in a lattice shape is provided on the upper surface of the plate-shaped member 6, and a recess 6b surrounded by the partition 6a is a semiconductor to which the semiconductor element 2 is bonded. This is an element bonding area.
- the partition 6a is a dam that regulates the spread of the lug 5 beyond the semiconductor bonding area when the resin 5 for bonding the semiconductor element 2 is applied in the recess 6b. Has the role of.
- a groove 6c is formed on a surface of the lower surface of the plate member 6 corresponding to the partition 6a.
- the groove 6c is formed by cutting a lattice-shaped groove from the lower surface side of the plate-like member 6 having a thickness t4, and is a thin portion having a thickness t3 smaller than t4. This thin portion coincides with the cutting position when the plate 4 is separated from the plate-shaped member 6.
- each recess 6 b of the plate member 6 is dispensed by a dispenser 7.
- the resin 5 for bonding the semiconductor element 2 is supplied (first step).
- the partition 6a as a dam portion is provided around the four portions 6b, so that the resin 5 can be prevented from spreading beyond the semiconductor bonding region.
- the plate-shaped member 6 to which the resin 5 has been supplied is sent to the second step of bonding the semiconductor elements.
- the semiconductor element 2 is mounted on the resin 5 applied to the plate member 6 (mounting step), and then the resin 5 is heated (heating step). Then, the resin 5 is heat-hardened so that the back surfaces of the plurality of semiconductor elements 2 are adhered to the respective recesses 6b of the plate-like member 6 by the resin 5 in an aligned state.
- FIG. 4 An electronic component mounting apparatus used for mounting the semiconductor element 2 in this mounting step will be described with reference to FIG.
- an adhesive sheet 12 on which a semiconductor element 2 is stuck in a grid pattern is mounted on a component supply table 11.
- a semiconductor element peeling mechanism 13 is provided below the component supply table 11.
- the ejector pin mechanism 13a pushes up the lower surface of the adhesive sheet 12.
- the semiconductor element 2 is peeled off from the upper surface of the adhesive sheet 12 and is picked up by the mounting head 16.
- a board holding section 15 is provided on the side of the component supply table 11, and a plate member 6 after resin supply is held on the board holding section 15.
- a mounting head 16 driven by a mounting head driving unit 19 is provided above the component supply table 11 and the board holding unit 15.
- the mounting head 16 has a suction nozzle 8, picks up the semiconductor element 2 from the adhesive sheet 12, and mounts the semiconductor element 2 on the plate member 6 on the substrate holding unit 15.
- a force roller 17 grounded above the component supply table 11 captures an image of the semiconductor element 2 attached to the adhesive sheet 12.
- the image picked up by the camera 17 is recognized by the semiconductor element recognition unit 20, and the position of the semiconductor element 2 on the adhesive sheet 12 is determined. Be recognized.
- the position recognition result is sent to the control unit 21 and also sent to the semiconductor element peeling mechanism driving unit 14.
- the control unit 21 controls the mounting head driving unit 19 based on the position recognition result, so that when the mounting head 16 picks up the semiconductor element 2, the suction nozzle 8 and the ejector pin mechanism are used. 13a is aligned with the semiconductor element 2 to be picked up.
- the camera 18 provided above the substrate holding unit 15 images the plate-like member 6 held by the substrate holding unit 15.
- the mounting position recognizing unit 22 recognizes the image captured by the camera 18, thereby detecting the mounting position of the semiconductor element on the plate member 6.
- the position recognition result is sent to the control unit 21, and the control unit 21 controls the mounted head drive unit 19 based on the position recognition result, whereby the semiconductor element 2 is mounted on the mounted head 16.
- the semiconductor element 2 held by the suction nozzle 8 is positioned at the detected mounting position.
- the surface (first surface) of the semiconductor element 2 on which the bumps 3 are formed is a suction nozzle. Then, the back surface (second surface) of the semiconductor element 2 is pressed against the resin 5. At this time, by adjusting the pressing height by the suction nose 8 according to the amount of the resin 5 applied, the resin 5 protruding outside the edge of each semiconductor element 2 (arrow ⁇ 3) is removed. Crawl side 2b to cover side 2b (see resin 5a in Figure 1B).
- the side surface 2b may be completely covered or only partially covered. Or both.
- the mounting load (the pressing force) is greater than when mounting (pasting) all at once. ) Can be reduced. Therefore, a die bonding device, a chip mounter, or the like can be used as the electronic component mounting device.
- the plate member 6 on which the semiconductor element 2 is mounted in this way is sent to a heating furnace. Then, by heating at a predetermined temperature, the resin 5 is thermoset as shown in FIG. 2D. Become At this time, the resin 5 which has protruded outside the edge of each semiconductor element 2 enters the thermosetting process and temporarily lowers its viscosity, so that it further crawls on the side surface 2 b of the semiconductor element 2 due to surface tension. Rises and cures while covering side 2b. Thereby, after the resin 5 is cured, the resin 5a as a reinforcing portion shown in FIG. 1B is formed. This completes the second step.
- the resin 5 is thermoset by sending the plate member 6 to the heating furnace after the semiconductor element 2 is mounted.
- a heating means is incorporated as the mounting head 16. Alternatively, heating may be performed while the semiconductor element 2 is mounted.
- the suction nozzle 8 holding the semiconductor element 2 is heated by the heating means built in the mounting head 16, heat is transferred through the suction nozzle 8 and the semiconductor element 2, and the resin 5 can be heated.
- a heat wire or the like wired from the mounting head 16 may be arranged around the suction nozzle 8 and the suction nozzle 8 may be directly heated. That is, by providing the mounting means including the mounting head 16 and the suction nozzle 8 with heating means, the mounting step and the heating step are performed simultaneously.
- the dedicated heating step shown in FIG. 2D may be omitted, and this has the advantage that the heating furnace can be omitted and the equipment can be simplified. There is.
- the tact time of the mounting head 16 is limited by the thermosetting time, so that the overall productivity is lower than when the mounting step and the heating step are performed separately.
- a thermosetting resin is used as the resin 5 is shown, but a thermoplastic resin may be used instead.
- the plate-like member 6 in which the resin 5 is cured in this way is sent to a cutting step, where the plate-like member 6 to which the semiconductor element 2 is adhered is rotated by a rotary cutting blade 24a as shown in FIG. 2E. Then, cutting is performed at a cutting position between adjacent semiconductor elements 2 (third step). Thereby, the plate-like member 6 is cut and separated into the plates 4 for each of the semiconductor elements 2, and the assembly of the semiconductor device 1 is completed.
- This cutting step will be described with reference to FIGS.
- FIG. 5 shows a dicing apparatus used for this cutting. On the upper surface of the substrate fixing portion 23, the plate-like member 6 on which the semiconductor element 2 is mounted and the resin hardening is completed is placed on the substrate fixing portion 23.
- a cutting head 24 having a rotary cutting blade 24 a is disposed above the substrate fixing portion 23, and the cutting head 24 is moved in the X direction while rotating the rotary cutting blade 24 a. By moving in the Y direction, the plate-like member 6 is cut along the cutting position corresponding to the groove 6c.
- a suction holding portion 25 is provided at each position corresponding to the semiconductor element 2 on the plate member 6, and on the upper surface of the suction holding portion 25.
- the suction groove 25 a communicates with a suction hole 23 a provided inside the substrate fixing portion 23, and the suction hole 23 a is further connected to a vacuum suction source 26.
- the rotary cutting blade 24 a is positioned on the partition 6 a of the plate-like member 6 whose position is fixed in this manner, and the rotary cutting blade 24 a is lowered while rotating.
- the thin part in c is cut.
- the plate 4 after the plate member 6 is separated into individual pieces is separated from the end face of the semiconductor element 2. It is cut in the protruding shape. Therefore, in the semiconductor device 1 separated into pieces, the outer shape of the plate 4 is larger than the outer shape of the semiconductor element 2.
- the thickness of the portion cut by the rotary cutting blade 24a is reduced by forming the groove 6c on the lower surface in advance.
- the required lowering amount of the rotary cutting blade 24a in the cutting process can be reduced as much as possible, and it is possible to prevent the blade tip from contacting the substrate fixing portion 23 and being damaged when the cutting blade is lowered. .
- FIG. 7A shows a deformed state of the semiconductor element 2 located outside the bump 3.
- FIG. 7B shows a deformed state of the semiconductor element 2 located outside the bump 3.
- the semiconductor element 2 is mounted on the substrate 10 by connecting the bumps 3 to the electrodes 10a formed on the upper surface of the substrate 10 by soldering.
- FIG. 7B shows a deformed state of the semiconductor element 2 located outside the bump 3.
- the thinned semiconductor element 2 is bonded to the substrate 10 via the bumps 3 as shown in the present embodiment, it is caused by the stress generated by the difference in thermal deformation between the semiconductor element 2 and the substrate 10
- the area outside the bump 3 tends to be largely bent toward the substrate 10.
- the radius is shown by the broken line in Fig. 7B. Due to this deformation, a large surface stress is generated on the lower surface of the semiconductor element 2 near the outside of the bump 3, which may cause the semiconductor element 2 to be damaged.
- the outermost pump 3 the downward bending of the semiconductor element 2 in the range of (1) is greatly reduced. That is, the resin 5a acts to cover the side surface 2b of the semiconductor element 2 and prevent excessive bending deformation of the semiconductor element 2. By this action, the semiconductor element 2 is prevented from being bent downward and the semiconductor element 2 can be prevented from being damaged by bending deformation.
- the protrusion of the resin 5a from the edge of the semiconductor element 2 is limited to the diagonal direction of the semiconductor element 2, and the resin 5a is used.
- the reinforcing portion covering the side surface of the semiconductor element 2 may be formed only at the corner of the semiconductor element 2.
- the application locus of the dispenser 7 is set in an X-shape so that the resin 5 is applied only in the range shown in FIG. 8B.
- the discharge amount from the dispenser 7 is controlled.
- Embodiment 2 will be described with reference to FIGS. 9A to 9D.
- a resin formed in a sheet shape in advance is attached without using a dispenser.
- the plate-shaped member 6A has a form in which the partition part 6a on the upper surface of the plate-shaped member 6 shown in Embodiment 1 is removed, and a similar groove 6 c is formed.
- the resin sheet 5A is adhered to the upper surface of the plate member 6A.
- the resin sheet 5A is formed by molding the same resin material as the resin 5 used in Embodiment 1 into a sheet, and is adhered to the plate member 6A by the adhesiveness of the resin 5 itself.
- the plate-like member 6 to which the resin sheet 5A is adhered is sent to a second step of bonding the semiconductor elements.
- the second step as shown in FIGS. 9B and 9C, the second surface of the semiconductor element 2 is mounted on a resin sheet 5A stuck to the plate member 6 (mounting step), and then the resin is formed.
- the sheet 5A is heated (heating step), and the resin component of the resin sheet 5A is thermoset.
- the second surfaces (back surfaces) of the plurality of semiconductor elements 2 are bonded to the plate-like member 6 in an aligned state via the thermosetting resin sheet 5A.
- the resin component of the resin sheet 5A is thermally cured by being heated at a predetermined temperature by the heating furnace.
- the viscosity of the resin 5 located outside the edge of each semiconductor element 2 temporarily decreases during the thermosetting process, whereby the fluidity increases, and the side tension 2 of the semiconductor element 2 increases due to surface tension. Crawl on b.
- the resin component of the resin sheet 5A cures while keeping the shape covering the side surface 2b. Thereby, after the resin sheet 5A is cured, the resin 5a as a reinforcing portion shown in FIG. 1B is formed. This completes the second step.
- the plate-like member 6A in which the resin sheet 5A is completely cured in this manner is sent to a cutting step, where the plate-like member 6A to which the semiconductor element 2 is adhered is cut between adjacent semiconductor elements 2. (3rd step). As a result, the plate-shaped member 6A is cut and separated into plates 4 for the respective semiconductor elements 2, and the assembly of the semiconductor device 1 is completed.
- the semiconductor device 103 is located on the back side of the semiconductor element 30 with the rewiring layer. That is, a plate 4 (structure) is bonded to the second surface) by a resin 5 and a plurality of bumps 3 are formed in a grid on the surface of the semiconductor element 30 with the S-line layer. I have.
- the semiconductor element 30 with the rewiring layer is formed on the upper surface (electrode formation surface) of the semiconductor element 2A which has been thinned similarly to the semiconductor element 2 shown in the first embodiment.
- the layer 9 is formed.
- each electrode 2a is formed on the surface of the redistribution layer 9 to the electrode 2a. Conduction is achieved by the corresponding number of electrodes 9a and the internal wiring 9b.
- the bump 3 for mounting the semiconductor device 103 is formed on the electrode 9a.
- the semiconductor device 2 may be replaced with the semiconductor device 30 with a rewiring layer in the method of assembling the semiconductor device described in the first and second embodiments.
- a reinforcing portion in which the protruding resin 5a covers the side surface 30a is formed on the side surface 30a of the semiconductor element 30 with the rewiring layer.
- the semiconductor device 103 having such a configuration by forming the capturing portion that covers the side surface 30a of the semiconductor element 30 with a rewiring layer, the semiconductor element with a rewiring layer 3 is mounted as described above. The bending deformation occurring at the edge of the zero is prevented, and breakage of the internal wiring 9 in the redistribution layer 9 can be prevented.
- similar effects were obtained by using a commercially available epoxy resin, acrylic resin, urethane resin, or silicone resin as the resin.
- the present invention is not limited to those resins. Industrial applicability
- the outer shape of the structure bonded to the semiconductor element via the resin is made larger than the outer shape of the semiconductor element, and the side of the semiconductor element is covered with resin to reinforce the edge of the semiconductor element. It has a structure that forms a capturing part. Therefore, the outer edge It is possible to prevent the semiconductor element from being damaged nearby and to ensure reliability after mounting.
- An assembling method including a step of cutting between elements is used. This makes it possible to easily and efficiently assemble a semiconductor device in which a thinned semiconductor element is bonded to a structure.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2003236251A AU2003236251A1 (en) | 2002-04-17 | 2003-04-14 | Semiconductor device and method for assembling the same |
US10/509,025 US7446423B2 (en) | 2002-04-17 | 2003-04-14 | Semiconductor device and method for assembling the same |
KR1020047016582A KR100593407B1 (ko) | 2002-04-17 | 2003-04-14 | 반도체 장치 및 반도체 장치의 조립 방법 |
EP03746477A EP1487014A4 (en) | 2002-04-17 | 2003-04-14 | SEMICONDUCTOR DEVICE AND ITS ASSEMBLY METHOD |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002114538A JP2003309216A (ja) | 2002-04-17 | 2002-04-17 | 半導体装置 |
JP2002114539A JP3826831B2 (ja) | 2002-04-17 | 2002-04-17 | 半導体装置の組立方法 |
JP2002-114539 | 2002-04-17 | ||
JP2002-114538 | 2002-04-17 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2003088355A1 true WO2003088355A1 (fr) | 2003-10-23 |
Family
ID=29253571
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2003/004693 WO2003088355A1 (fr) | 2002-04-17 | 2003-04-14 | Dispositif a semi-conducteur et son procede d'assemblage |
Country Status (7)
Country | Link |
---|---|
US (1) | US7446423B2 (ja) |
EP (1) | EP1487014A4 (ja) |
KR (1) | KR100593407B1 (ja) |
CN (1) | CN100409430C (ja) |
AU (1) | AU2003236251A1 (ja) |
TW (1) | TWI229396B (ja) |
WO (1) | WO2003088355A1 (ja) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009099838A (ja) * | 2007-10-18 | 2009-05-07 | Nec Electronics Corp | 半導体装置およびその製造方法 |
KR101287582B1 (ko) * | 2008-07-07 | 2013-07-19 | 삼성테크윈 주식회사 | 칩 마운터 및 칩 마운터의 bga 패키지 인식 방법 |
US8022538B2 (en) * | 2008-11-17 | 2011-09-20 | Stats Chippac Ltd. | Base package system for integrated circuit package stacking and method of manufacture thereof |
JP5152099B2 (ja) * | 2009-05-18 | 2013-02-27 | 富士通株式会社 | 基板構造 |
US8455991B2 (en) * | 2010-09-24 | 2013-06-04 | Stats Chippac Ltd. | Integrated circuit packaging system with warpage control and method of manufacture thereof |
US8746310B2 (en) * | 2011-05-31 | 2014-06-10 | The United States of America, as represented by the Secretary of Commerce, The National Instutute of Standards and Technology | System and method for probe-based high precision spatial orientation control and assembly of parts for microassembly using computer vision |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11126856A (ja) * | 1997-10-21 | 1999-05-11 | Nec Corp | 半導体装置の製造方法 |
JPH11251360A (ja) * | 1998-03-04 | 1999-09-17 | Toshiba Corp | 半導体装置およびその製造方法 |
US6064114A (en) * | 1997-12-01 | 2000-05-16 | Motorola, Inc. | Semiconductor device having a sub-chip-scale package structure and method for forming same |
JP2001203298A (ja) * | 2000-01-19 | 2001-07-27 | Hitachi Ltd | 半導体装置およびその製造方法 |
Family Cites Families (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5521128A (en) * | 1978-08-02 | 1980-02-15 | Hitachi Ltd | Lead frame used for semiconductor device and its assembling |
JPH02192195A (ja) | 1989-01-19 | 1990-07-27 | Sharp Corp | 複数の回路基板の接続構造 |
JPH0737768A (ja) * | 1992-11-26 | 1995-02-07 | Sumitomo Electric Ind Ltd | 半導体ウェハの補強方法及び補強された半導体ウェハ |
AU695669B2 (en) * | 1994-05-19 | 1998-08-20 | Canon Kabushiki Kaisha | Photovoltaic element, electrode structure thereof, and process for producing the same |
JPH0831872A (ja) | 1994-07-13 | 1996-02-02 | Hitachi Ltd | 半導体装置 |
US5844309A (en) * | 1995-03-20 | 1998-12-01 | Fujitsu Limited | Adhesive composition, semiconductor device using the composition and method for producing a semiconductor device using the composition |
JP2828021B2 (ja) * | 1996-04-22 | 1998-11-25 | 日本電気株式会社 | ベアチップ実装構造及び製造方法 |
JPH10135386A (ja) | 1996-10-29 | 1998-05-22 | Taiyo Yuden Co Ltd | 半導体ベアチップの製造方法 |
JPH10242333A (ja) * | 1997-03-01 | 1998-09-11 | Nitto Denko Corp | 半導体装置及び半導体装置の製造方法 |
JPH10284634A (ja) | 1997-04-03 | 1998-10-23 | Matsushita Electron Corp | 半導体装置およびその製造方法 |
JP3889856B2 (ja) * | 1997-06-30 | 2007-03-07 | 松下電器産業株式会社 | 突起電極付きプリント配線基板の製造方法 |
EP0990942A4 (en) * | 1998-03-19 | 2005-07-20 | Matsushita Electric Ind Co Ltd | Liquid crystal display and method for the production thereof |
JP3205536B2 (ja) * | 1998-03-19 | 2001-09-04 | 松下電器産業株式会社 | 液晶表示素子およびその製造方法 |
US6175075B1 (en) * | 1998-04-21 | 2001-01-16 | Canon Kabushiki Kaisha | Solar cell module excelling in reliability |
JP2000100851A (ja) * | 1998-09-25 | 2000-04-07 | Sony Corp | 半導体部品及びその製造方法、半導体部品の実装構造及びその実装方法 |
JP3661444B2 (ja) * | 1998-10-28 | 2005-06-15 | 株式会社ルネサステクノロジ | 半導体装置、半導体ウエハ、半導体モジュールおよび半導体装置の製造方法 |
US6656765B1 (en) * | 2000-02-02 | 2003-12-02 | Amkor Technology, Inc. | Fabricating very thin chip size semiconductor packages |
TW522531B (en) * | 2000-10-20 | 2003-03-01 | Matsushita Electric Ind Co Ltd | Semiconductor device, method of manufacturing the device and mehtod of mounting the device |
JP3580240B2 (ja) | 2000-10-20 | 2004-10-20 | 松下電器産業株式会社 | 半導体装置および半導体装置の製造方法 |
JP3580244B2 (ja) | 2000-11-02 | 2004-10-20 | 松下電器産業株式会社 | 半導体装置および半導体装置の製造方法 |
JP2002270638A (ja) * | 2001-03-06 | 2002-09-20 | Nec Corp | 半導体装置および樹脂封止方法および樹脂封止装置 |
US6617655B1 (en) * | 2002-04-05 | 2003-09-09 | Fairchild Semiconductor Corporation | MOSFET device with multiple gate contacts offset from gate contact area and over source area |
JP4056854B2 (ja) * | 2002-11-05 | 2008-03-05 | 新光電気工業株式会社 | 半導体装置の製造方法 |
-
2003
- 2003-04-14 CN CNB038084864A patent/CN100409430C/zh not_active Expired - Fee Related
- 2003-04-14 AU AU2003236251A patent/AU2003236251A1/en not_active Abandoned
- 2003-04-14 KR KR1020047016582A patent/KR100593407B1/ko not_active IP Right Cessation
- 2003-04-14 US US10/509,025 patent/US7446423B2/en not_active Expired - Lifetime
- 2003-04-14 WO PCT/JP2003/004693 patent/WO2003088355A1/ja active IP Right Grant
- 2003-04-14 EP EP03746477A patent/EP1487014A4/en not_active Withdrawn
- 2003-04-15 TW TW092108718A patent/TWI229396B/zh not_active IP Right Cessation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11126856A (ja) * | 1997-10-21 | 1999-05-11 | Nec Corp | 半導体装置の製造方法 |
US6064114A (en) * | 1997-12-01 | 2000-05-16 | Motorola, Inc. | Semiconductor device having a sub-chip-scale package structure and method for forming same |
JPH11251360A (ja) * | 1998-03-04 | 1999-09-17 | Toshiba Corp | 半導体装置およびその製造方法 |
JP2001203298A (ja) * | 2000-01-19 | 2001-07-27 | Hitachi Ltd | 半導体装置およびその製造方法 |
Also Published As
Publication number | Publication date |
---|---|
AU2003236251A1 (en) | 2003-10-27 |
KR20040105879A (ko) | 2004-12-16 |
EP1487014A4 (en) | 2009-12-16 |
US7446423B2 (en) | 2008-11-04 |
CN1647266A (zh) | 2005-07-27 |
CN100409430C (zh) | 2008-08-06 |
US20050116323A1 (en) | 2005-06-02 |
TW200406854A (en) | 2004-05-01 |
KR100593407B1 (ko) | 2006-06-28 |
EP1487014A1 (en) | 2004-12-15 |
TWI229396B (en) | 2005-03-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20020048906A1 (en) | Semiconductor device, method of manufacturing the device and mehtod of mounting the device | |
US20050282374A1 (en) | Method of forming a thin wafer stack for a wafer level package | |
WO2003088355A1 (fr) | Dispositif a semi-conducteur et son procede d'assemblage | |
US7071577B2 (en) | Semiconductor device and resin binder for assembling semiconductor device | |
JP3826831B2 (ja) | 半導体装置の組立方法 | |
JP5018675B2 (ja) | 半導体装置 | |
JP3925389B2 (ja) | 半導体装置組立用の樹脂接着材 | |
JP2003243344A (ja) | 半導体装置の製造方法 | |
JP3894097B2 (ja) | 半導体装置 | |
JP3733950B2 (ja) | 半導体装置の組立方法 | |
JP2003309216A (ja) | 半導体装置 | |
JP2006237635A (ja) | 半導体装置の組立方法 | |
JP3870827B2 (ja) | 実装方法 | |
JP4043720B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JP3580240B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JP2005175250A (ja) | バンプ付電子部品の実装方法およびバンプ付電子部品の実装構造 | |
JP3580244B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JPH0236556A (ja) | ピングリッドアレイおよび半導体素子塔載方法 | |
JP2002208571A (ja) | 半導体装置の製造方法および半導体装置 | |
JP2004311603A (ja) | 半導体装置の製造方法 | |
JP3858719B2 (ja) | 半導体装置用の補強材 | |
JP3646677B2 (ja) | 表示パネル | |
JP3843235B2 (ja) | 電子部品組立方法、及び電子部品実装済基板 | |
JPH0982755A (ja) | 半導体装置とその製造方法 | |
JP3597459B2 (ja) | Icチップの接合構造およびその接合方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2003746477 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10509025 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 20038084864 Country of ref document: CN Ref document number: 1020047016582 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2003746477 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1020047016582 Country of ref document: KR |
|
WWG | Wipo information: grant in national office |
Ref document number: 1020047016582 Country of ref document: KR |