WO2003028949A2 - Method of machining substrates - Google Patents

Method of machining substrates Download PDF

Info

Publication number
WO2003028949A2
WO2003028949A2 PCT/EP2002/011001 EP0211001W WO03028949A2 WO 2003028949 A2 WO2003028949 A2 WO 2003028949A2 EP 0211001 W EP0211001 W EP 0211001W WO 03028949 A2 WO03028949 A2 WO 03028949A2
Authority
WO
WIPO (PCT)
Prior art keywords
substrate
machining
laser
gas
predetermined depth
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/EP2002/011001
Other languages
English (en)
French (fr)
Other versions
WO2003028949A8 (en
WO2003028949A3 (en
Inventor
Adrian Boyle
Oonagh Meighan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xsil Technology Ltd
Original Assignee
Xsil Technology Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from IE2002/0315A external-priority patent/IE83726B1/en
Priority to KR1020047004824A priority Critical patent/KR100913510B1/ko
Priority to US10/490,985 priority patent/US8048774B2/en
Priority to EP02800144A priority patent/EP1433195B1/en
Priority to AU2002362491A priority patent/AU2002362491A1/en
Priority to JP2003532249A priority patent/JP2005504445A/ja
Application filed by Xsil Technology Ltd filed Critical Xsil Technology Ltd
Priority to DE60211728T priority patent/DE60211728T2/de
Publication of WO2003028949A2 publication Critical patent/WO2003028949A2/en
Publication of WO2003028949A3 publication Critical patent/WO2003028949A3/en
Anticipated expiration legal-status Critical
Publication of WO2003028949A8 publication Critical patent/WO2003028949A8/en
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67092Apparatus for mechanical treatment
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K26/00Working by laser beam, e.g. welding, cutting or boring
    • B23K26/12Working by laser beam, e.g. welding, cutting or boring in a special atmosphere, e.g. in an enclosure
    • B23K26/123Working by laser beam, e.g. welding, cutting or boring in a special atmosphere, e.g. in an enclosure in an atmosphere of particular gases
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K26/00Working by laser beam, e.g. welding, cutting or boring
    • B23K26/14Working by laser beam, e.g. welding, cutting or boring using a fluid stream, e.g. a jet of gas, in conjunction with the laser beam; Nozzles therefor
    • B23K26/142Working by laser beam, e.g. welding, cutting or boring using a fluid stream, e.g. a jet of gas, in conjunction with the laser beam; Nozzles therefor for the removal of by-products
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K26/00Working by laser beam, e.g. welding, cutting or boring
    • B23K26/18Working by laser beam, e.g. welding, cutting or boring using absorbing layers on the workpiece, e.g. for marking or protecting purposes
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K26/00Working by laser beam, e.g. welding, cutting or boring
    • B23K26/36Removing material
    • B23K26/38Removing material by boring or cutting
    • B23K26/382Removing material by boring or cutting by boring
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K26/00Working by laser beam, e.g. welding, cutting or boring
    • B23K26/36Removing material
    • B23K26/38Removing material by boring or cutting
    • B23K26/382Removing material by boring or cutting by boring
    • B23K26/389Removing material by boring or cutting by boring of fluid openings, e.g. nozzles, jets
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K26/00Working by laser beam, e.g. welding, cutting or boring
    • B23K26/36Removing material
    • B23K26/40Removing material taking account of the properties of the material involved
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B28WORKING CEMENT, CLAY, OR STONE
    • B28DWORKING STONE OR STONE-LIKE MATERIALS
    • B28D5/00Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor
    • B28D5/0005Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor by breaking, e.g. dicing
    • B28D5/0011Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor by breaking, e.g. dicing with preliminary treatment, e.g. weakening by scoring
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/304Mechanical treatment, e.g. grinding, polishing, cutting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K2101/00Articles made by soldering, welding or cutting
    • B23K2101/36Electric or electronic devices
    • B23K2101/40Semiconductor devices
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K2103/00Materials to be soldered, welded or cut
    • B23K2103/16Composite materials, e.g. fibre reinforced
    • B23K2103/166Multilayered materials
    • B23K2103/172Multilayered materials wherein at least one of the layers is non-metallic
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K2103/00Materials to be soldered, welded or cut
    • B23K2103/50Inorganic material, e.g. metals, not provided for in B23K2103/02 – B23K2103/26
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00Semiconductor device manufacturing: process
    • Y10S438/977Thinning or removal of substrate

Definitions

  • the invention relates to machining substrates, particularly, but not limited to, semiconductor wafers.
  • a method of machining a substrate comprising the steps of: (a) using a laser emitting visible or ultraviolet radiation to machine a formation in a first surface of the substrate to a predetermined depth from the first surface that is less than a full depth of the substrate; and (b) removing material from a second surface of the substrate opposed to the first surface to the predetermined depth from the first surface to communicate with the formation.
  • step (a) comprises laser machining with a laser emitting radiation of a wavelength of one of substantially 266nm, 355nm and 532nm.
  • step (a) comprises machining a channel
  • step (b) comprises completing a cut through the substrate at the channel.
  • step (a) comprises machining a channel with substantially plane opposed side walls between the first surface and the predetermined depth from the first surface and substantially arcuate opposed side walls below the predetermined depth.
  • step (a) comprises machining a grid of channels, and step (b) completes dicing of the substrate along the grid of channels.
  • step (a) comprises machining a via and metallising the via with metal, and step (b) comprises exposing a portion of the metal in the via at the second surface.
  • the step of machining a via comprises machining in a path forming a circle or a plurality of concentric circles to form a via centred on a centre of the circle or the plurality of concentric circles.
  • the step of metallising the via includes a prior step of oxidising the via.
  • step (a) is performed in a non-ambient controlled gas environment, using at least one of a reactive gas and a passive gas at least one of prior to, during and after laser machining.
  • the step of using at least one of a reactive and a passive gas comprises using at least one passive gas substantially inert with respect to the substrate substantially to prevent oxidation of the substrate during laser machining thereof.
  • the step of using at least one passive gas comprises using at least one of argon and helium.
  • the step of using at least one of a reactive and a passive gas comprises using at least one gas reactive with respect to the substrate, to reduce roughness of laser-machined surfaces formed in step (a).
  • the step of using at least one of a reactive and a passive gas comprises using at least one gas reactive with respect to the substrate, to remove debris created in step (a).
  • the step of using at least one gas reactive with respect to the substrate comprises using at least one of a chloroflurocarbon-based gas and a halocarbon-based gas.
  • step (b) is performed by mechanically removing material, particularly by lapping and polishing.
  • step (b) is performed by chemical etching.
  • step (b) is performed by plasma etching.
  • step (b) is performed by laser ablation.
  • step (b) comprises the application of mechanical pressure to the substrate to break the substrate along the channel.
  • step (a) comprises a further step of providing a protective layer for the first surface against debris formed in at least one of step (a) and step (b).
  • the step of providing a protective layer comprises providing a spin coated layer.
  • the step of providing a protective layer comprises providing a tape layer.
  • the substrate is of silicon material.
  • the substrate is of an optoelectronic material.
  • the substrate comprises layers of semiconductor and metal material.
  • step (a) comprises laser machining with a Q-switched laser.
  • a substrate machining system comprising: laser machining means for emitting visible or ultraviolet radiation for machining a formation in a first surface of a substrate to a predetermined depth from the first surface that is less than a full depth of the substrate; and material removal means for removing material from a second surface of the substrate opposed to the first surface to the predetermined depth from the first surface to communicate with the machined formation.
  • the laser machining means is arranged to machine a channel, and the material removal means is arranged to complete a cut through the substrate at the channel.
  • the laser machining means is arranged to machine a channel having substantially planar opposed side walls between the first surface and the predetermined depth from the first surface and substantially arcuate opposed walls beyond the predetermined depth.
  • the laser machining means is arranged to machine a grid of channels
  • the material removal means is arranged to complete dicing of the substrate along the grid of channels.
  • the laser machining means is arranged to machine a via
  • the system further comprises metallising means for metallising the via
  • the material removal means is arranged to expose metal in the via at the second surface.
  • the system further comprises oxidising means for oxidising the via prior to metallization.
  • the system further comprises gas handling means for providing at least one of a reactive gas environment and a passive gas environment for the substrate at least one of prior to, during and after laser machining.
  • the material removal means is mechanical removal means, particularly lapping and polishing means.
  • the material removal means is chemical etching means.
  • the material removal means is plasma etching means.
  • the material removal means is laser ablation means.
  • the system is arranged for machining silicon material.
  • the system is arranged for machining a substrate comprising layers of semiconductor and metal material
  • the system is arranged for machining a substrate comprising optoelectronic material.
  • the laser machining means comprises a Q-switched laser.
  • the laser machining means is arranged to emit radiation of a wavelength of one of substantially 266nm, 355nm and 532nm.
  • Fig. 1 is a plan view of a semiconductor wafer before dicing
  • Fig. 2 is a diagrammatic cross-sectional view of the wafer of Figure 1 showing an active region and a support region of the wafer, and a laser- machined channel;
  • Fig. 3 is the diagrammatic view of Figure 2 with the support region removed;
  • Figs. 4(a), 4(b) and 4(c) are a series of cross-sectional diagrams showing a machining process of the invention.
  • Figs. 5(a) and 5(b) are cross-sectional diagrams illustrating an alternative machining process helpful in understanding the invention.
  • Figs. 6(a), 6(b), and 6(c) are cross-sectional diagrams illustrating a further embodiment of the machining process of the invention. Modes for Carrying out the Invention
  • each die 2 comprises an active region 4 supported by a support region 5 providing mechanical support during manufacture.
  • a support region 5 providing mechanical support during manufacture.
  • an upper active circuit layer 7 Within the active region 4 there is an upper active circuit layer 7 and a lower final support layer 6.
  • the active region 4 is of thickness less than 100 microns.
  • the active region 4 may be an integrated electronic circuit but may also be an optical waveguide circuit. It is a requirement that the wafer is sufficiently thick that it is mechanically robust. For large area wafers, e.g. 300mm wafers, typically this thickness may be in the region of 500 microns to 800 microns.
  • dicing of the wafer has been performed with dicing saws and throughput has been a function of machining speed, alignment time, and yield.
  • the invention employs an alternative technique using a combination of laser street machining and backside wafer thinning.
  • a laser is used to scribe a channel 8 (Fig. 2) of depth d and width w into the street region.
  • a high power Q-switched laser operating within a band of substantially lOnm centred on 266nm, 355nm or 532nm may be used.
  • the street may be machined at high speed without affecting the functionality of devices in the active region 4.
  • channels 8 of 20 to 100 microns depth may be machined at speeds up to 80mm/s with appropriate laser settings.
  • the channel 8 may have substantially plane opposed side walls between the first surface and a predetermined depth and substantially arcuate opposed walls below the predetermined depth.
  • the support region 5 of the wafer is thinned by lapping and polishing, chemical etching, plasma etching, or laser ablation. This thinning provides final separated dies 2 shown in Fig. 3. The result is a diced wafer.
  • the active circuit layer 7 is supported by the final support layer 6.
  • a Q- switched laser beam 9 is used to drill microvia features 10 through the active circuit layer 7 and supporting substrate layer 6 down to the supporting structure 5 as shown in Fig 4(a).
  • the microvias 10 are then metallised with metal 11, to facilitate electrical connection of the active circuit layer 7.
  • Drilling of microvias 10 with pulsed lasers may be performed using one of two methods.
  • a first method a stationary beam is used (pixel vias). Using this technique a number of laser pulses are delivered to a single point on the substrate. The number of pulses required to reach a certain depth depends on their energy, wavelength and duration. This technique is suitable for vias smaller than approximately 100 microns diameter. The exact via diameter depends on the laser beam diameter, optical and laser parameters and material properties.
  • a beam is scanned along the outer profile of the via. This technique is suitable for vias larger than approximately 100 microns diameter. The laser moves in a circular pattern, in a single circle or a plurality of concentric circles. Several repetitions might be required to reach the required depth.
  • the via diameter is a function of the radius of the outermost circle and the beam diameter. Such a via is referred to as a scanned or trepanned via.
  • a blind microvia structure is formed which is subsequently filled with metal 11 in order to provide a conducting pathway as shown in Fig. 4(b).
  • the microvia may be oxidised before metallization.
  • the backside of the wafer is then thinned (Fig. 4(c)) by lapping and polishing, chemical etching, or plasma etching in order to expose the metal in the laser machined microvia, thus permitting electrical connection of devices in the active circuit layer to power and ground sources.
  • the active device in the case where the wafer on which the active devices are located is thin (typically ⁇ 300 microns), vias are laser machined through the active layer 20 and completely through the supporting substrate 21.
  • the via 22 is then metallised with metal 23 subsequent to oxidisation in order to facilitate electrical connection (Fig. 5(b)).
  • the active device in a further embodiment of the invention, consists of a series of alternate silicon layers 32 and metal layers 33 as shown in Fig 6(a).
  • a Q-switched laser is used to drill a microvia structure 34 from the surface of an active device 35, through this active device layer and into the supporting substrate 36 (Fig. 6(b)).
  • the microvia 34 is then metallised with metal 37.
  • the backside of the wafer is then thinned (Fig. 6(c)) by lapping and polishing, chemical etching, plasma etching or laser ablation in order to expose the metal layer in the laser machined microvia, thus permitting electrical connection of device layers to power and ground sources.
  • the laser machining may be performed in a non-ambient gas environment controlled by a gas handling system.
  • Gas parameters such as flow rate, concentration, temperature, gas type and gas mixes are controlled prior to, during and after laser machining.
  • a series of gases may be used in succession prior to, during and/or after laser machining.
  • the gases used may be passive or reactive with respect to the semiconductor substrate and/or layers in the semiconductor substrate to be machined.
  • Inert gases e.g. argon and helium
  • gases that react with silicon e.g. chlorofluorocarbons and halocarbons
  • a chlorofluorocarbon-based gas and/or a halocarbon-based gas may be used during a laser scan of die sidewalls in order to remove debris located on the sidewalls of the laser machined channel or via.
  • a chlorofluorocarbon-based gas and/or a halocarbon-based gas may be used during a laser scan of the outer rim of the machined channel or via in order to remove debris from the top of the laser machined surface.
  • the surface of the substrate that the laser is incident upon may be spin coated with a protective layer to prevent debris from the laser machining or mechanical machining steps falling on the active device layer 4.
  • the surface of the substrate that the laser is incident may be covered with a tape to act as a protective layer preventing debris from the laser machining or mechanical machining steps falling on the active device layer 4.
  • the laser machined surface of the substrate may be coated with a back grinding tape, die attach tape or dicing tape in order to facilitate holding of die after the mechanical machining process.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Mechanical Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Laser Beam Processing (AREA)
  • Drying Of Semiconductors (AREA)
  • Dicing (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • ing And Chemical Polishing (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Processing Of Stones Or Stones Resemblance Materials (AREA)
PCT/EP2002/011001 2001-10-01 2002-10-01 Method of machining substrates Ceased WO2003028949A2 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
DE60211728T DE60211728T2 (de) 2001-10-01 2002-10-01 Verfahren und vorrichtung zur bearbeitung von substraten
US10/490,985 US8048774B2 (en) 2001-10-01 2002-10-01 Methods and systems for laser machining a substrate
EP02800144A EP1433195B1 (en) 2001-10-01 2002-10-01 Method and apparatus for machining substrates
AU2002362491A AU2002362491A1 (en) 2001-10-01 2002-10-01 Method of machining substrates
JP2003532249A JP2005504445A (ja) 2001-10-01 2002-10-01 基板、特に半導体ウェハの加工
KR1020047004824A KR100913510B1 (ko) 2001-10-01 2002-10-01 기계 가공 기판, 특히 반도체 웨이퍼

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
IE20010864 2001-10-01
IES2001/0864 2001-10-01
IE2002/0315 2002-04-26
IE2002/0315A IE83726B1 (en) 2002-04-26 Machining of semiconductor materials

Publications (3)

Publication Number Publication Date
WO2003028949A2 true WO2003028949A2 (en) 2003-04-10
WO2003028949A3 WO2003028949A3 (en) 2004-04-01
WO2003028949A8 WO2003028949A8 (en) 2004-08-19

Family

ID=34219649

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2002/011001 Ceased WO2003028949A2 (en) 2001-10-01 2002-10-01 Method of machining substrates

Country Status (9)

Country Link
US (1) US8048774B2 (enExample)
EP (2) EP1677346B1 (enExample)
JP (2) JP2005504445A (enExample)
KR (1) KR100913510B1 (enExample)
CN (1) CN100369235C (enExample)
AT (2) ATE327572T1 (enExample)
AU (1) AU2002362491A1 (enExample)
DE (1) DE60211728T2 (enExample)
WO (1) WO2003028949A2 (enExample)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005279676A (ja) * 2004-03-29 2005-10-13 Nitto Denko Corp レーザー加工品の製造方法、およびそれに用いるレーザー加工用粘着シート
WO2008023849A1 (en) * 2006-08-24 2008-02-28 Panasonic Corporation Method for manufacturing semiconductor chip and method for processing semiconductor wafer
US7357486B2 (en) 2001-12-20 2008-04-15 Hewlett-Packard Development Company, L.P. Method of laser machining a fluid slot
US20100311223A1 (en) * 2009-06-05 2010-12-09 Chun Jung Hwan Method Of Dicing Wafer Using Plasma
US8168030B2 (en) 2005-01-14 2012-05-01 Nitto Denko Corporation Manufacturing method of laser processed parts and adhesive sheet for laser processing
US8624156B2 (en) 2005-01-14 2014-01-07 Nitto Denko Corporation Manufacturing method of laser processed parts and protective sheet for laser processing
US8778118B2 (en) 2003-04-25 2014-07-15 Nitto Denko Corporation Manufacturing method of laser processed parts, and pressure-sensitive adhesive sheet for laser processing used for the same

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ATE316691T1 (de) * 2002-04-19 2006-02-15 Xsil Technology Ltd Laser-behandlung
JP4601403B2 (ja) * 2004-11-25 2010-12-22 パナソニック株式会社 半導体レーザ素子の製造方法及びその製造装置
KR100689698B1 (ko) 2005-01-12 2007-03-08 주식회사 이오테크닉스 패시베이션층이 형성된 대상물 가공 방법
US8030132B2 (en) * 2005-05-31 2011-10-04 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device including peeling step
JP4916680B2 (ja) * 2005-06-30 2012-04-18 株式会社半導体エネルギー研究所 半導体装置の作製方法、剥離方法
JP4731244B2 (ja) * 2005-08-11 2011-07-20 株式会社ディスコ ウエーハの分割方法
US8624157B2 (en) 2006-05-25 2014-01-07 Electro Scientific Industries, Inc. Ultrashort laser pulse wafer scribing
US20070272666A1 (en) * 2006-05-25 2007-11-29 O'brien James N Infrared laser wafer scribing using short pulses
JP2008153349A (ja) * 2006-12-15 2008-07-03 Disco Abrasive Syst Ltd ウェーハの分割方法
JP2008235398A (ja) * 2007-03-19 2008-10-02 Disco Abrasive Syst Ltd デバイスの製造方法
EP2159558A1 (en) 2008-08-28 2010-03-03 Sensirion AG A method for manufacturing an integrated pressure sensor
EP2502066B1 (en) 2009-11-18 2017-09-27 Sensirion AG Sensor mounted in flip-chip technology on a substrate and its manufacture
EP2502067B1 (en) 2009-11-18 2015-03-11 Sensirion AG Sensor mounted in flip-chip technology at a substrate edge
US8642448B2 (en) 2010-06-22 2014-02-04 Applied Materials, Inc. Wafer dicing using femtosecond-based laser and plasma etch
US8283742B2 (en) * 2010-08-31 2012-10-09 Infineon Technologies, A.G. Thin-wafer current sensors
US8168474B1 (en) 2011-01-10 2012-05-01 International Business Machines Corporation Self-dicing chips using through silicon vias
CN102623547A (zh) * 2011-01-26 2012-08-01 无锡尚德太阳能电力有限公司 太阳电池浆料处理方法及相应的太阳电池
KR101219386B1 (ko) 2011-02-16 2013-01-21 한국기계연구원 관통형 실리콘 비아의 가공방법 및 그에 의해 제조된 반도체 칩
US9029242B2 (en) 2011-06-15 2015-05-12 Applied Materials, Inc. Damage isolation by shaped beam delivery in laser scribing process
US8759197B2 (en) 2011-06-15 2014-06-24 Applied Materials, Inc. Multi-step and asymmetrically shaped laser beam scribing
US8557682B2 (en) 2011-06-15 2013-10-15 Applied Materials, Inc. Multi-layer mask for substrate dicing by laser and plasma etch
US8557683B2 (en) 2011-06-15 2013-10-15 Applied Materials, Inc. Multi-step and asymmetrically shaped laser beam scribing
US8598016B2 (en) 2011-06-15 2013-12-03 Applied Materials, Inc. In-situ deposited mask layer for device singulation by laser scribing and plasma etch
US20120322235A1 (en) * 2011-06-15 2012-12-20 Wei-Sheng Lei Wafer dicing using hybrid galvanic laser scribing process with plasma etch
US8703581B2 (en) 2011-06-15 2014-04-22 Applied Materials, Inc. Water soluble mask for substrate dicing by laser and plasma etch
KR20130083721A (ko) 2012-01-13 2013-07-23 삼성전자주식회사 레이저 어블레이션을 이용한 관통 실리콘 비아 형성방법
CN104136967B (zh) * 2012-02-28 2018-02-16 伊雷克托科学工业股份有限公司 用于分离增强玻璃的方法及装置及由该增强玻璃生产的物品
US8652940B2 (en) * 2012-04-10 2014-02-18 Applied Materials, Inc. Wafer dicing used hybrid multi-step laser scribing process with plasma etch
JP6178077B2 (ja) * 2013-01-23 2017-08-09 株式会社ディスコ ウエーハの加工方法
CN103495928B (zh) * 2013-10-09 2015-07-29 广东赛翡蓝宝石科技有限公司 一种提高蓝宝石衬底片表面质量和产品良率的加工方法
JP6250429B2 (ja) * 2014-02-13 2017-12-20 エスアイアイ・セミコンダクタ株式会社 半導体装置およびその製造方法
US10043676B2 (en) * 2015-10-15 2018-08-07 Vishay General Semiconductor Llc Local semiconductor wafer thinning
US20190009362A1 (en) * 2015-12-22 2019-01-10 Heraeus Deutschland GmbH & Co. KG Method for producing a metal-ceramic substrate with picolaser
DE102017201151B4 (de) * 2016-02-01 2024-05-08 Disco Corporation Verfahren zum Bearbeiten eines Substrats
GB2572608A (en) 2018-04-03 2019-10-09 Ilika Tech Ltd Laser processing method for thin film structures
CN109623581A (zh) * 2019-01-04 2019-04-16 芜湖启迪半导体有限公司 一种硬质材料的表面抛光方法
KR20220038811A (ko) * 2019-08-15 2022-03-29 에이비엠 컨설팅, 엘.엘.씨. 반도체 공작물의 재생 및 재활용
CN113649709A (zh) * 2021-08-16 2021-11-16 湖北三维半导体集成创新中心有限责任公司 晶圆切割方法
US12087670B1 (en) * 2023-08-09 2024-09-10 Lux Semiconductors, Inc. Metal substrates with structures formed therein and methods of making same

Family Cites Families (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5635025B2 (enExample) * 1971-11-02 1981-08-14
JPS5279654A (en) * 1975-12-25 1977-07-04 Mitsubishi Electric Corp Production of semiconductor device
US4023260A (en) * 1976-03-05 1977-05-17 Bell Telephone Laboratories, Incorporated Method of manufacturing semiconductor diodes for use in millimeter-wave circuits
US4023280A (en) 1976-05-12 1977-05-17 Institute Of Gas Technology Valve for ash agglomeration device
JPS5875846A (ja) * 1982-02-26 1983-05-07 Toshiba Corp レ−ザけがき方法
JPS6041266A (ja) * 1983-08-15 1985-03-04 Semiconductor Energy Lab Co Ltd 半導体装置作製方法およびその作製用装置
JPS6060176U (ja) * 1983-09-29 1985-04-26 富士通株式会社 レ−ザ光ビ−ム加工用治具
JPS61112345A (ja) * 1984-11-07 1986-05-30 Toshiba Corp 半導体装置の製造方法
JPS6265833U (enExample) * 1985-10-14 1987-04-23
JPS62219954A (ja) * 1986-03-20 1987-09-28 Fujitsu Ltd 三次元icの製造方法
JPH0777265B2 (ja) * 1987-10-22 1995-08-16 三菱電機株式会社 半導体装置の製造方法
GB2222385B (en) * 1988-09-03 1992-08-05 Plessey Co Plc A method of producing metal-coated vias
US4978639A (en) * 1989-01-10 1990-12-18 Avantek, Inc. Method for the simultaneous formation of via-holes and wraparound plating on semiconductor chips
US5217916A (en) * 1989-10-03 1993-06-08 Trw Inc. Method of making an adaptive configurable gate array
JPH03270156A (ja) * 1990-03-20 1991-12-02 Oki Electric Ind Co Ltd 半導体装置の製造方法
JPH04142760A (ja) * 1990-10-03 1992-05-15 Nec Corp 混成集積回路の製造方法
US5397420A (en) * 1991-03-03 1995-03-14 Nippondenso Co., Ltd. Fine structure forming device
JPH04364088A (ja) * 1991-06-11 1992-12-16 Nec Corp 回路基板のスクライブ方法
JPH05235333A (ja) * 1992-02-21 1993-09-10 Meidensha Corp 半導体素子の製造方法
JPH07106285A (ja) * 1993-10-08 1995-04-21 Oki Electric Ind Co Ltd 半導体製造方法
DE4343843A1 (de) * 1993-12-22 1995-06-29 Abb Patent Gmbh Verfahren zur Herstellung strukturierter Metallisierungen
US5493096A (en) * 1994-05-10 1996-02-20 Grumman Aerospace Corporation Thin substrate micro-via interconnect
JP2810625B2 (ja) * 1994-05-30 1998-10-15 川崎重工業株式会社 レーザ加工用ヘッド
US5841099A (en) * 1994-07-18 1998-11-24 Electro Scientific Industries, Inc. Method employing UV laser pulses of varied energy density to form depthwise self-limiting blind vias in multilayered targets
US5614114A (en) * 1994-07-18 1997-03-25 Electro Scientific Industries, Inc. Laser system and method for plating vias
US5631190A (en) * 1994-10-07 1997-05-20 Cree Research, Inc. Method for producing high efficiency light-emitting diodes and resulting diode structures
US5597767A (en) * 1995-01-06 1997-01-28 Texas Instruments Incorporated Separation of wafer into die with wafer-level processing
US5577309A (en) * 1995-03-01 1996-11-26 Texas Instruments Incorporated Method for forming electrical contact to the optical coating of an infrared detector
US5646067A (en) * 1995-06-05 1997-07-08 Harris Corporation Method of bonding wafers having vias including conductive material
US5691248A (en) * 1995-07-26 1997-11-25 International Business Machines Corporation Methods for precise definition of integrated circuit chip edges
JPH1027971A (ja) * 1996-07-10 1998-01-27 Nec Corp 有機薄膜多層配線基板の切断方法
US6074898A (en) * 1996-09-18 2000-06-13 Sony Corporation Lead frame and integrated circuit package
JP4011695B2 (ja) * 1996-12-02 2007-11-21 株式会社東芝 マルチチップ半導体装置用チップおよびその形成方法
KR100222299B1 (ko) * 1996-12-16 1999-10-01 윤종용 웨이퍼 레벨 칩 스케일 패키지 및 그의 제조 방법
US6245587B1 (en) * 1997-02-25 2001-06-12 International Business Machines Corporation Method for making semiconductor devices having backside probing capability
US5863813A (en) 1997-08-20 1999-01-26 Micron Communications, Inc. Method of processing semiconductive material wafers and method of forming flip chips and semiconductor chips
JP3184493B2 (ja) * 1997-10-01 2001-07-09 松下電子工業株式会社 電子装置の製造方法
AU3144899A (en) * 1998-03-14 1999-10-11 Michael Stromberg Method and device for treating wafers presenting components during thinning of the wafer and separation of the components
JP3410371B2 (ja) * 1998-08-18 2003-05-26 リンテック株式会社 ウエハ裏面研削時の表面保護シートおよびその利用方法
DE19840508A1 (de) * 1998-09-04 1999-12-02 Siemens Ag Verfahren zum Vereinzeln von Halbleiter-Bauelementen
US6039889A (en) * 1999-01-12 2000-03-21 Fujitsu Limited Process flows for formation of fine structure layer pairs on flexible films
US6165905A (en) * 1999-01-20 2000-12-26 Philips Electronics, North America Corp. Methods for making reliable via structures having hydrophobic inner wall surfaces
JP4040819B2 (ja) * 1999-02-03 2008-01-30 株式会社東芝 ウェーハの分割方法及び半導体装置の製造方法
TW476141B (en) * 1999-02-03 2002-02-11 Toshiba Corp Method of dicing a wafer and method of manufacturing a semiconductor device
JP2001085363A (ja) * 1999-09-13 2001-03-30 Mitsui High Tec Inc 半導体装置の製造方法
JP2001203176A (ja) * 2000-01-19 2001-07-27 Hitachi Cable Ltd チップ部品の加工方法及びその装置
US6509546B1 (en) * 2000-03-15 2003-01-21 International Business Machines Corporation Laser excision of laminate chip carriers
JP2001284497A (ja) * 2000-04-03 2001-10-12 Fujitsu Ltd 半導体装置及びその製造方法及び半導体チップ及びその製造方法

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7357486B2 (en) 2001-12-20 2008-04-15 Hewlett-Packard Development Company, L.P. Method of laser machining a fluid slot
US8778118B2 (en) 2003-04-25 2014-07-15 Nitto Denko Corporation Manufacturing method of laser processed parts, and pressure-sensitive adhesive sheet for laser processing used for the same
JP2005279676A (ja) * 2004-03-29 2005-10-13 Nitto Denko Corp レーザー加工品の製造方法、およびそれに用いるレーザー加工用粘着シート
US8168030B2 (en) 2005-01-14 2012-05-01 Nitto Denko Corporation Manufacturing method of laser processed parts and adhesive sheet for laser processing
US8624156B2 (en) 2005-01-14 2014-01-07 Nitto Denko Corporation Manufacturing method of laser processed parts and protective sheet for laser processing
WO2008023849A1 (en) * 2006-08-24 2008-02-28 Panasonic Corporation Method for manufacturing semiconductor chip and method for processing semiconductor wafer
US7964449B2 (en) 2006-08-24 2011-06-21 Panasonic Corporation Method for manufacturing semiconductor chip and method for processing semiconductor wafer
US20100311223A1 (en) * 2009-06-05 2010-12-09 Chun Jung Hwan Method Of Dicing Wafer Using Plasma
US8222120B2 (en) * 2009-06-05 2012-07-17 Sts Semiconductor & Telecommunications Co., Ltd. Method of dicing wafer using plasma

Also Published As

Publication number Publication date
EP1433195B1 (en) 2006-05-24
EP1677346B1 (en) 2011-12-14
US20040259329A1 (en) 2004-12-23
AU2002362491A8 (en) 2005-10-27
KR20040051596A (ko) 2004-06-18
EP1677346A2 (en) 2006-07-05
DE60211728D1 (de) 2006-06-29
WO2003028949A8 (en) 2004-08-19
CN1620713A (zh) 2005-05-25
KR100913510B1 (ko) 2009-08-21
ATE327572T1 (de) 2006-06-15
AU2002362491A1 (en) 2003-04-14
EP1677346A3 (en) 2008-07-09
ATE537558T1 (de) 2011-12-15
JP2005504445A (ja) 2005-02-10
US8048774B2 (en) 2011-11-01
DE60211728T2 (de) 2007-05-03
JP2010016392A (ja) 2010-01-21
WO2003028949A3 (en) 2004-04-01
EP1433195A2 (en) 2004-06-30
CN100369235C (zh) 2008-02-13

Similar Documents

Publication Publication Date Title
EP1433195B1 (en) Method and apparatus for machining substrates
US20050101108A1 (en) Semiconductor wafer dividing method
EP1404481B1 (en) A laser machining system and method
KR102708971B1 (ko) 반도체 웨이퍼의 가공 방법
US8809120B2 (en) Method of dicing a wafer
US20060148211A1 (en) Wafer dividing method
KR101925957B1 (ko) 기판 캐리어를 이용한 하이브리드 레이저 및 플라즈마 에칭 웨이퍼 다이싱
EP1642332B1 (en) Die bonding
JP2005504445A5 (enExample)
US20050090077A1 (en) Wafer dividing method
US20060009008A1 (en) Method for the laser processing of a wafer
US20050155954A1 (en) Semiconductor wafer processing method
JP2003179005A (ja) 半導体素子分離方法及び半導体素子分離装置
KR100824466B1 (ko) 레이저 다이싱을 위한 방법 및 장치
US20060154449A1 (en) Method of laser processing a wafer
US20230187215A1 (en) Electrostatic chuck with reduced current leakage for hybrid laser scribing and plasma etch wafer singulation process
US10373855B2 (en) Method for processing a wafer and method for processing a carrier
JP2020102588A (ja) ウェーハの加工方法
US7396780B2 (en) Method for laser processing of wafer
IE83726B1 (en) Machining of semiconductor materials
TWI224370B (en) Machining of semiconductor materials
KR20240044325A (ko) 기판의 가공 방법 및 칩의 제조 방법
IE83783B1 (en) A laser machining system and method

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BY BZ CA CH CN CO CR CU CZ DE DM DZ EC EE ES FI GB GD GE GH HR HU ID IL IN IS JP KE KG KP KR LC LK LR LS LT LU LV MA MD MG MN MW MX MZ NO NZ OM PH PL PT RU SD SE SG SI SK SL TJ TM TN TR TZ UA UG US UZ VN YU ZA ZM

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ UG ZM ZW AM AZ BY KG KZ RU TJ TM AT BE BG CH CY CZ DK EE ES FI FR GB GR IE IT LU MC PT SE SK TR BF BJ CF CG CI GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2003532249

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 20028193709

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 1020047004824

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2002800144

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2002800144

Country of ref document: EP

CFP Corrected version of a pamphlet front page
CR1 Correction of entry in section i

Free format text: IN PCT GAZETTE 15/2003 UNDER (30) REPLACE "2001/2864 " BY "S2001/0864"

WWE Wipo information: entry into national phase

Ref document number: 10490985

Country of ref document: US

WWG Wipo information: grant in national office

Ref document number: 2002800144

Country of ref document: EP