WO2003007373A1 - Cadre de montage - Google Patents
Cadre de montage Download PDFInfo
- Publication number
- WO2003007373A1 WO2003007373A1 PCT/JP2002/006933 JP0206933W WO03007373A1 WO 2003007373 A1 WO2003007373 A1 WO 2003007373A1 JP 0206933 W JP0206933 W JP 0206933W WO 03007373 A1 WO03007373 A1 WO 03007373A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- lead frame
- metal plate
- plating
- lead
- frame material
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 22
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 claims abstract description 71
- 229910052763 palladium Inorganic materials 0.000 claims abstract description 34
- 239000004065 semiconductor Substances 0.000 claims abstract description 17
- 239000000758 substrate Substances 0.000 claims abstract description 6
- 229910052751 metal Inorganic materials 0.000 claims description 55
- 239000002184 metal Substances 0.000 claims description 55
- 238000007747 plating Methods 0.000 claims description 50
- 238000000034 method Methods 0.000 claims description 38
- 239000000463 material Substances 0.000 claims description 18
- 229910000679 solder Inorganic materials 0.000 claims description 6
- 238000000465 moulding Methods 0.000 claims description 5
- 238000005530 etching Methods 0.000 description 25
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 9
- 239000011521 glass Substances 0.000 description 8
- 239000010931 gold Substances 0.000 description 7
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 5
- 239000000243 solution Substances 0.000 description 5
- 229910052737 gold Inorganic materials 0.000 description 4
- 239000011347 resin Substances 0.000 description 4
- 229920005989 resin Polymers 0.000 description 4
- 238000002347 injection Methods 0.000 description 3
- 239000007924 injection Substances 0.000 description 3
- 229910052759 nickel Inorganic materials 0.000 description 3
- 239000007921 spray Substances 0.000 description 3
- 239000003795 chemical substances by application Substances 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 238000005507 spraying Methods 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- -1 Next Chemical compound 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000003825 pressing Methods 0.000 description 1
- 238000007789 sealing Methods 0.000 description 1
- 239000000725 suspension Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
- H01L21/4828—Etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49579—Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
- H01L23/49582—Metallic layers on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48663—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/48664—Palladium (Pd) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85463—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/85464—Palladium (Pd) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01057—Lanthanum [La]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3421—Leaded components
- H05K3/3426—Leaded components characterised by the leads
Definitions
- the present invention relates to a lead frame used for a semiconductor device and a method for manufacturing the same.
- a lead frame is formed into a predetermined shape from a metal plate by etching or pressing, and after applying palladium plating to the entire surface, a semiconductor element is mounted at a predetermined position and sealed with a resin. It is cut into individual pieces using a rear mold, etc.
- a main object of the present invention is to provide an inexpensive lead frame while minimizing the amount of palladium used.
- Another object of the present invention is to provide a method for manufacturing a lead frame which eliminates defects.
- a lead frame according to the present invention requires a lead frame formed from a metal plate to have a semiconductor element mounting portion, a gold wire bonding portion, and a solder bonding portion on the board mounting surface side. It is characterized by partial palladium plating applied only to the minimum places.
- the lead frame according to the present invention is a lead frame formed from a metal plate, wherein only the surface on the semiconductor element mounting side and the surface on the substrate mounting side are plated with palladium, and the formed lead portion and pad are formed. Parts and other unnecessary parts It is characterized by no plating on the sides.
- the lead frame according to the present invention in the lead frame formed from a metal plate, only the necessary minimum portions of the semiconductor element mounting side surface and the substrate mounting side surface are subjected to palladium plating. It is characterized in that the lead, pad, and other unnecessary parts and side surfaces are not plated. This minimizes the area where palladium plating is applied. Compared with the conventional lead frame, it is possible to provide a cheaper lead frame.
- a lead frame material is prepared by molding a metal plate, and a necessary minimum portion of a semiconductor element mounting portion of the lead frame material is partially plated with palladium, Next, palladium plating was partially applied to the necessary minimum portions of the gold wire bonding portion of the lead frame element and the solder bonding portion on the substrate mounting surface side.
- a lead frame material is prepared by molding a metal plate, and palladium plating is applied only to the semiconductor element mounting side surface of the lead frame material. Palladium plating was applied only to the surface on the board mounting side, and no plating was applied to the leads, pads, other mounting unnecessary portions, and side surfaces of the lead frame material.
- a metal plate on which a lead frame is to be formed is prepared, a resist layer is provided on the front and back surfaces of the metal plate, and a desired lead is formed on the surface of the resist layer.
- a mask having a frame shape is closely contacted, exposed, developed, and a mask for plating is created.
- the exposed metal plate surface is plated, and a plating layer including at least a palladium layer is provided.
- the mask is peeled off, a resist layer is provided again on the front surface of both sides, exposed using a mask having a predetermined pattern, developed, and an etching mask is obtained.
- the pad, pad and other shapes are molded.
- a metal plate on which a lead frame is to be formed is prepared, a resist layer is provided on the front and back surfaces of the metal plate, and a desired lead is formed on the surface of the resist layer. For example, closely contact a mask having a frame shape, After exposing, developing and creating a mask for plating, the exposed metal plate surface is plated to provide a plating layer including at least a palladium layer, and then the resist layer is removed.
- a metal plate on which a lead frame is to be formed is prepared, a resist layer is provided on the front and back surfaces of the metal plate, and a desired lead frame is provided on the surface of the resist layer.
- a mask having a frame shape is closely contacted, exposed and developed to form an etching mask, and then the exposed metal plate portion is removed by etching to form a lead frame shape.
- Gold was applied, and a plating layer containing at least a palladium layer was provided.
- a metal plate on which a lead frame is to be formed is prepared, a resist layer is provided on the front and back surfaces of the metal plate, and a desired lead frame is provided on the surface of the resist layer.
- a mask for plating by, for example, closely contacting, exposing, developing, and plating a frame-shaped mask, plating is performed on the exposed metal plate surface, and a plating layer including at least a palladium layer is provided.
- the resist layer was removed, and a metal plate was etched using the plating layer as an etching resist to form a large number of leads, pads, and other shapes.
- a lead frame can be provided at a lower cost than a conventional lead frame that has been entirely plated with palladium, and a semiconductor element is mounted at a predetermined position on the lead frame.
- FIG. 1 is a process chart showing one embodiment of a method for manufacturing a lead frame according to the present invention.
- FIG. 2 is a process diagram showing another embodiment of the method for manufacturing a lead frame according to the present invention.
- FIG. 3 is a process chart showing still another embodiment of the method for manufacturing a lead frame according to the present invention.
- FIG. 4 is a process chart showing still another embodiment of the method for manufacturing a lead frame according to the present invention.
- FIG. 1 is a process chart showing one embodiment of a method for manufacturing a lead frame according to the present invention.
- 1 is a metal plate such as a copper plate on which a lead frame is to be formed
- 2 is a dry film installed on the front and back surfaces of the metal plate 1
- 3 is a dry film 2 installed on the surface of the metal plate 1.
- a plurality of etchant spray nozzles installed facing each other across 1.
- Fig. 1 (a) After installing a dry film 2 serving as a photoresist on the entire front and back surfaces of the metal plate 1, a glass mask having lead frame patterns 3a and 4a is provided. Cover 3 and 4 on the front and back surfaces with the pattern aligned, and expose this surface with ultraviolet light through glass masks 3 and 4.
- the dry film 2 was set again on the entire front and back surfaces of the metal plate 1 with the plating layer 1a obtained in this way, and only the plated portions were shielded from light as shown in Fig. 1 (e). Are covered with glass masks 5 and 6 on which patterns are formed, and both surfaces are again exposed to ultraviolet light. Then, development is performed in the same manner as described with reference to FIG. 1 (b) to obtain a metal plate 1 with a plating layer 1a having a sectional shape as shown in FIG. 1 (f).
- an etching solution is sprayed on the both surfaces of the metal plate 1 with the plating layer 1a by means of an injection nozzle 7 to perform an etching process.
- the metal in the unplated part is dissolved and removed, and finally the dry film 2 is peeled off to have a cross-sectional shape as shown in Fig. A lead frame of one frame with plating only on the part is obtained.
- Each of the steps from Fig. 1 (a) to (h) is executed continuously by transporting a metal plate of a length including several frames of the lead frame by an appropriate conveyor, and at the end of the process. It is cut to complete individual lead frames. As is clear from this explanation, each lead frame is subjected to palladium plating only on necessary portions on the front and back surfaces.
- FIG. 2 is a process chart showing another embodiment of the method for manufacturing a lead frame according to the present invention.
- substantially the same members and portions as those used in FIG. 1 are denoted by the same reference numerals, and description thereof is omitted.
- each process shown in Figs. 2 (a), (b), (c) and (d) Are the same as those in FIG. 1, and therefore description thereof will be omitted, and the steps shown after FIG. 2 (e) will be described.
- an etching solution is sprayed onto a surface of the metal plate 1 with the plating layer 1 a by the injection nozzle 7 to perform an etching process.
- This etching process is performed to such an extent that the metal in the unplated portion is almost dissolved and removed and becomes extremely thin.
- a tape 8 is attached to the entire surface of the metal plate 1 with the plating layer 1a thus obtained as shown in FIG. 2 (f), and then the tape 8 is attached as shown in FIG. 2 (g).
- Etching is performed again by spraying the etching solution from the side where the adhesive is not applied with the spray nozzle 7, and the ultra-thin metal parts that are not plated (such as a typer connecting the leads and a suspension lead, etc.) Completely dissolve and remove the unnecessary parts that are cut after assembly.
- the remaining plated metal parts that is, necessary parts such as pads and leads on which the semiconductor element is mounted, are positioned relative to each other by tape 8 as shown in FIG. 2 (h). Relationships are reliably maintained without breaking.
- FIG. 3 is a process drawing showing still another embodiment of the lead frame manufacturing method according to the present invention.
- substantially the same members and portions as those used in FIG. 1 are denoted by the same reference numerals, and description thereof is omitted.
- the steps shown in Figs. 3 (a) and (b) are the same as those in Fig. 1, and therefore the description is omitted, and the steps shown in Fig. 3 (c) and thereafter are omitted.
- the steps shown in Fig. 3 (c) and thereafter are omitted.
- an etching solution is sprayed by a spray nozzle 7 on both surfaces of the metal plate 1 where the dry film 2 is left in correspondence with the lead frame pattern, thereby performing an etching process.
- This etching process is performed until the metal in the portion where the dry film 2 is not present is dissolved and removed, and the metal plate 1 is perforated as shown in FIG. 3 (d).
- the dry film 2 is peeled off from both surfaces of the perforated metal plate 1 in this way, and a lead frame material having a cross section as shown in FIG. 3 (d) is manufactured.
- nickel (Ni) plating, palladium (Pd) plating and gold (Au) plating are shown as enlarged in Fig. 3 (e).
- the plating is applied respectively, and the lead frame is completed. That is, first, as shown in FIG. 3 (f), nickel (Ni) plating is applied to the entire front and back surfaces of the lead frame as a base layer, and then, as shown in FIG. Palladium (Pd) plating is applied only to the minimum necessary parts between the wire bonding part and the solder joint part on the board mounting surface side. Finally, as shown in Fig. 3 (h), gold is applied to the entire front and back of the lead frame. (Au) is applied and the lead frame is completed.
- the finished lead frame uses less expensive palladium and is less expensive than conventional lead frames.
- FIG. 4 is a process drawing showing still another embodiment of the lead frame manufacturing method according to the present invention.
- substantially the same members and portions as those used in FIG. 1 are denoted by the same reference numerals, and descriptions thereof are omitted.
- the steps shown in FIGS. 4 (a) to 4 (d) are the same as those in FIG. 1, and therefore the description is omitted, and the steps shown in FIG. Are described.
- injection nozzles were formed on both sides of the plated metal plate 1 obtained in FIG. 4 (d).
- a product is obtained by spraying an etching solution in step 7 to perform an etching process. According to this embodiment, a product can be provided at lower cost.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Manufacturing Of Printed Circuit Boards (AREA)
- ing And Chemical Polishing (AREA)
Description
Claims
Priority Applications (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AT02743870T ATE546835T1 (de) | 2001-07-09 | 2002-07-09 | Verfahren zur herstellung eines leiterrahmens |
EP02743870A EP1406300B1 (en) | 2001-07-09 | 2002-07-09 | Method of manufacturing a lead frame |
US10/482,962 US7235868B2 (en) | 2001-07-09 | 2002-07-09 | Lead frame and its manufacturing method |
ES02743870T ES2383874T3 (es) | 2001-07-09 | 2002-07-09 | Procedimiento para la fabricación de un soporte de conexión |
KR1020037003365A KR100908891B1 (ko) | 2001-07-09 | 2002-07-09 | 리드 프레임 및 그 제조방법 |
HK04110373A HK1069010A1 (en) | 2001-07-09 | 2004-12-31 | Lead frame and its manufacturing method |
US11/075,878 US20050153482A1 (en) | 2001-07-09 | 2005-03-10 | Leadframe and method of manufacturing the same |
US11/706,360 US7521295B2 (en) | 2001-07-09 | 2007-02-15 | Leadframe and method of manufacturing the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001207316A JP4852802B2 (ja) | 2001-06-19 | 2001-07-09 | リードフレーム |
JP2001-207316 | 2001-07-09 |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10482962 A-371-Of-International | 2002-07-09 | ||
US11/075,878 Division US20050153482A1 (en) | 2001-07-09 | 2005-03-10 | Leadframe and method of manufacturing the same |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2003007373A1 true WO2003007373A1 (fr) | 2003-01-23 |
Family
ID=19043321
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2002/006933 WO2003007373A1 (fr) | 2001-07-09 | 2002-07-09 | Cadre de montage |
Country Status (9)
Country | Link |
---|---|
US (3) | US7235868B2 (ja) |
EP (2) | EP2312630A1 (ja) |
KR (2) | KR101021600B1 (ja) |
CN (1) | CN1317762C (ja) |
AT (1) | ATE546835T1 (ja) |
ES (1) | ES2383874T3 (ja) |
HK (1) | HK1069010A1 (ja) |
TW (1) | TWI264099B (ja) |
WO (1) | WO2003007373A1 (ja) |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6943434B2 (en) * | 2002-10-03 | 2005-09-13 | Fairchild Semiconductor Corporation | Method for maintaining solder thickness in flipchip attach packaging processes |
US8115285B2 (en) * | 2008-03-14 | 2012-02-14 | Advanced Semiconductor Engineering, Inc. | Advanced quad flat no lead chip package having a protective layer to enhance surface mounting and manufacturing methods thereof |
US8375577B2 (en) * | 2008-06-04 | 2013-02-19 | National Semiconductor Corporation | Method of making foil based semiconductor package |
US20100044850A1 (en) * | 2008-08-21 | 2010-02-25 | Advanced Semiconductor Engineering, Inc. | Advanced quad flat non-leaded package structure and manufacturing method thereof |
JP4670931B2 (ja) * | 2008-09-29 | 2011-04-13 | 住友金属鉱山株式会社 | リードフレーム |
JP5629969B2 (ja) | 2008-09-29 | 2014-11-26 | 凸版印刷株式会社 | リードフレーム型基板の製造方法と半導体装置の製造方法 |
JP5493323B2 (ja) * | 2008-09-30 | 2014-05-14 | 凸版印刷株式会社 | リードフレーム型基板の製造方法 |
JP5549066B2 (ja) | 2008-09-30 | 2014-07-16 | 凸版印刷株式会社 | リードフレーム型基板とその製造方法、及び半導体装置 |
KR101148100B1 (ko) * | 2008-10-22 | 2012-05-22 | 엘지이노텍 주식회사 | 다열형 리드프레임 및 반도체 패키지의 제조방법 |
KR101064755B1 (ko) * | 2008-12-24 | 2011-09-15 | 엘지이노텍 주식회사 | 다열 리드형 리드프레임 및 이를 이용한 반도체 패키지의 제조방법 |
US8124447B2 (en) * | 2009-04-10 | 2012-02-28 | Advanced Semiconductor Engineering, Inc. | Manufacturing method of advanced quad flat non-leaded package |
US20110163430A1 (en) * | 2010-01-06 | 2011-07-07 | Advanced Semiconductor Engineering, Inc. | Leadframe Structure, Advanced Quad Flat No Lead Package Structure Using the Same, and Manufacturing Methods Thereof |
CN102324414B (zh) * | 2011-09-13 | 2013-06-26 | 江苏长电科技股份有限公司 | 有基岛预填塑封料先镀后刻引线框结构及其生产方法 |
CN102403282B (zh) * | 2011-11-22 | 2013-08-28 | 江苏长电科技股份有限公司 | 有基岛四面无引脚封装结构及其制造方法 |
CN102661829A (zh) * | 2012-04-28 | 2012-09-12 | 无锡永阳电子科技有限公司 | So8塑料封装传感器 |
CN103413766B (zh) * | 2013-08-06 | 2016-08-10 | 江阴芯智联电子科技有限公司 | 先蚀后封芯片正装三维系统级金属线路板结构及工艺方法 |
CN103400771B (zh) * | 2013-08-06 | 2016-06-29 | 江阴芯智联电子科技有限公司 | 先蚀后封芯片倒装三维系统级金属线路板结构及工艺方法 |
CN103456645B (zh) * | 2013-08-06 | 2016-06-01 | 江阴芯智联电子科技有限公司 | 先蚀后封三维系统级芯片正装堆叠封装结构及工艺方法 |
US10141197B2 (en) | 2016-03-30 | 2018-11-27 | Stmicroelectronics S.R.L. | Thermosonically bonded connection for flip chip packages |
JP6777365B2 (ja) * | 2016-12-09 | 2020-10-28 | 大口マテリアル株式会社 | リードフレーム |
CN113838761A (zh) * | 2021-11-24 | 2021-12-24 | 新恒汇电子股份有限公司 | 物联网工业级卡的制备方法 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06216298A (ja) * | 1993-01-21 | 1994-08-05 | Toppan Printing Co Ltd | リードフレームおよびその製造方法 |
JP2000058732A (ja) * | 1998-08-07 | 2000-02-25 | Dainippon Printing Co Ltd | 電着処理装置および電着処理方法 |
Family Cites Families (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6050349B2 (ja) * | 1980-07-09 | 1985-11-08 | 住友金属鉱山株式会社 | リ−ドフレ−ムの製造方法 |
US4770899A (en) | 1987-06-10 | 1988-09-13 | Unisys Corporation | Method of coating copper conductors on polyimide with a corrosion resistant metal, and module produced thereby |
KR920008359Y1 (ko) * | 1989-11-28 | 1992-11-20 | 현대전자산업 주식회사 | 리드프레임 |
US5235139A (en) | 1990-09-12 | 1993-08-10 | Macdermid, Incorprated | Method for fabricating printed circuits |
US5234139A (en) * | 1991-08-06 | 1993-08-10 | Korenstein Michael W | Apparatus for the management of paired garments |
JP2004343136A (ja) * | 1995-09-29 | 2004-12-02 | Dainippon Printing Co Ltd | 半導体装置 |
US5804880A (en) * | 1996-11-04 | 1998-09-08 | National Semiconductor Corporation | Solder isolating lead frame |
JP2002511187A (ja) * | 1997-01-30 | 2002-04-09 | ジィ・シィ・ビィ・テクノロジーズ・リミテッド・ライアビリティ・カンパニー | 予めめっきされたリードを有する改善されたリードフレーム構造およびその製造方法 |
DE19704689A1 (de) * | 1997-02-07 | 1998-08-13 | Emitec Emissionstechnologie | Wabenkörper mit im Inneren freiem Querschnittsbereich, insbesondere für Kleinmotoren |
US5923090A (en) * | 1997-05-19 | 1999-07-13 | International Business Machines Corporation | Microelectronic package and fabrication thereof |
CN1068064C (zh) * | 1997-05-27 | 2001-07-04 | 旭龙精密工业股份有限公司 | 引线框架及其制造方法 |
US6025640A (en) * | 1997-07-16 | 2000-02-15 | Dai Nippon Insatsu Kabushiki Kaisha | Resin-sealed semiconductor device, circuit member for use therein and method of manufacturing resin-sealed semiconductor device |
EP0921562A3 (en) * | 1997-10-28 | 2002-06-05 | Texas Instruments Incorporated | Improvements in or relating to lead frames |
KR100275381B1 (ko) * | 1998-04-18 | 2000-12-15 | 이중구 | 반도체 패키지용 리드프레임 및 리드프레임도금방법 |
US6451627B1 (en) * | 1999-09-07 | 2002-09-17 | Motorola, Inc. | Semiconductor device and process for manufacturing and packaging a semiconductor device |
KR100450091B1 (ko) * | 1999-10-01 | 2004-09-30 | 삼성테크윈 주식회사 | 반도체 장치용 다층 도금 리드 프레임 |
US6469386B1 (en) * | 1999-10-01 | 2002-10-22 | Samsung Aerospace Industries, Ltd. | Lead frame and method for plating the same |
US6953986B2 (en) * | 1999-12-10 | 2005-10-11 | Texas Instruments Incorporated | Leadframes for high adhesion semiconductor devices and method of fabrication |
KR100421774B1 (ko) * | 1999-12-16 | 2004-03-10 | 앰코 테크놀로지 코리아 주식회사 | 반도체패키지 및 그 제조 방법 |
US6827584B2 (en) * | 1999-12-28 | 2004-12-07 | Formfactor, Inc. | Interconnect for microelectronic structures with enhanced spring characteristics |
US7026710B2 (en) * | 2000-01-21 | 2006-04-11 | Texas Instruments Incorporated | Molded package for micromechanical devices and method of fabrication |
US6238952B1 (en) * | 2000-02-29 | 2001-05-29 | Advanced Semiconductor Engineering, Inc. | Low-pin-count chip package and manufacturing method thereof |
KR100371567B1 (ko) * | 2000-12-08 | 2003-02-07 | 삼성테크윈 주식회사 | Ag 선도금을 이용한 반도체 패키지용 리드프레임 |
US20020170878A1 (en) * | 2001-03-27 | 2002-11-21 | Bmc Industries, Inc. | Etching resistance of protein-based photoresist layers |
JP2002299540A (ja) * | 2001-04-04 | 2002-10-11 | Hitachi Ltd | 半導体装置およびその製造方法 |
JP4173346B2 (ja) * | 2001-12-14 | 2008-10-29 | 株式会社ルネサステクノロジ | 半導体装置 |
US6713852B2 (en) * | 2002-02-01 | 2004-03-30 | Texas Instruments Incorporated | Semiconductor leadframes plated with thick nickel, minimum palladium, and pure tin |
JP2003297994A (ja) * | 2002-03-29 | 2003-10-17 | Hitachi Ltd | 半導体装置およびその製造方法 |
TW558776B (en) * | 2002-08-22 | 2003-10-21 | Fu Sheng Ind Co Ltd | Double leadframe package |
-
2002
- 2002-07-09 EP EP11153697A patent/EP2312630A1/en not_active Ceased
- 2002-07-09 EP EP02743870A patent/EP1406300B1/en not_active Expired - Lifetime
- 2002-07-09 CN CNB028137310A patent/CN1317762C/zh not_active Expired - Lifetime
- 2002-07-09 KR KR1020097000226A patent/KR101021600B1/ko active IP Right Grant
- 2002-07-09 AT AT02743870T patent/ATE546835T1/de active
- 2002-07-09 WO PCT/JP2002/006933 patent/WO2003007373A1/ja active Application Filing
- 2002-07-09 TW TW091115221A patent/TWI264099B/zh not_active IP Right Cessation
- 2002-07-09 US US10/482,962 patent/US7235868B2/en not_active Expired - Fee Related
- 2002-07-09 ES ES02743870T patent/ES2383874T3/es not_active Expired - Lifetime
- 2002-07-09 KR KR1020037003365A patent/KR100908891B1/ko active IP Right Grant
-
2004
- 2004-12-31 HK HK04110373A patent/HK1069010A1/xx not_active IP Right Cessation
-
2005
- 2005-03-10 US US11/075,878 patent/US20050153482A1/en not_active Abandoned
-
2007
- 2007-02-15 US US11/706,360 patent/US7521295B2/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06216298A (ja) * | 1993-01-21 | 1994-08-05 | Toppan Printing Co Ltd | リードフレームおよびその製造方法 |
JP2000058732A (ja) * | 1998-08-07 | 2000-02-25 | Dainippon Printing Co Ltd | 電着処理装置および電着処理方法 |
Also Published As
Publication number | Publication date |
---|---|
US7235868B2 (en) | 2007-06-26 |
EP2312630A1 (en) | 2011-04-20 |
EP1406300B1 (en) | 2012-02-22 |
KR20090009995A (ko) | 2009-01-23 |
TWI264099B (en) | 2006-10-11 |
US20050153482A1 (en) | 2005-07-14 |
US20040169261A1 (en) | 2004-09-02 |
EP1406300A1 (en) | 2004-04-07 |
US7521295B2 (en) | 2009-04-21 |
HK1069010A1 (en) | 2005-05-06 |
US20070141756A1 (en) | 2007-06-21 |
KR100908891B1 (ko) | 2009-07-23 |
KR20030060885A (ko) | 2003-07-16 |
ES2383874T3 (es) | 2012-06-27 |
KR101021600B1 (ko) | 2011-03-17 |
EP1406300A4 (en) | 2007-11-21 |
ATE546835T1 (de) | 2012-03-15 |
CN1526167A (zh) | 2004-09-01 |
CN1317762C (zh) | 2007-05-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2003007373A1 (fr) | Cadre de montage | |
CN102265394B (zh) | 多行引线框架的结构及其半导体封装及制造方法 | |
JP5531172B2 (ja) | リードフレーム及びその製造方法 | |
JP4852802B2 (ja) | リードフレーム | |
JP2011108818A (ja) | リードフレームの製造方法および半導体装置の製造方法 | |
JP3280243B2 (ja) | Bga型半導体装置の製造方法 | |
US20240170291A1 (en) | Pre-mold substrate and method for manufacturing the pre-mold substrate | |
JPH07302872A (ja) | 半導体装置用リードフレーム及び半導体装置用リードフレームの製造方法 | |
KR100234160B1 (ko) | 반도체 리드 프레임의 제조 방법 | |
JP4507473B2 (ja) | リードフレームの製造方法 | |
KR100346297B1 (ko) | 메모리카드용 반도체패키지 및 그 제조방법 | |
JP2727870B2 (ja) | フィルムキャリアテープ及びその製造方法 | |
KR100187723B1 (ko) | 리드온칩(leadonchip)형반도체칩패키지의리드프레임제조방법 | |
US6635407B1 (en) | Two pass process for producing a fine pitch lead frame by etching | |
JP4461651B2 (ja) | リードフレームの製造方法 | |
JP2525513B2 (ja) | 半導体装置用リ―ドフレ―ムの製造方法 | |
JP3569642B2 (ja) | 半導体装置用キャリア基板及びその製造方法及び半導体装置の製造方法 | |
JP3358313B2 (ja) | リードフレームの製造方法 | |
JPH09129800A (ja) | リードフレームのエッチング加工装置 | |
JPH1187394A (ja) | Cob実装基板及び該基板へのicチップ実装方法 | |
JPH08293576A (ja) | リードフレームおよびその製造方法 | |
JPH10135387A (ja) | リードフレーム製造方法 | |
JPH0846113A (ja) | 部分メッキされた半導体用リードフレームの形成方法 | |
JPH09116068A (ja) | リードフレームの製造方法 | |
JPH08340072A (ja) | 樹脂封止型半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): CN KR US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SK TR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020037003365 Country of ref document: KR |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWP | Wipo information: published in national office |
Ref document number: 1020037003365 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2002743870 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10482962 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 20028137310 Country of ref document: CN |
|
WWP | Wipo information: published in national office |
Ref document number: 2002743870 Country of ref document: EP |