UA73508C2 - Method for producing a nonvolatile semiconductor memory cell with a separate tunneling window - Google Patents

Method for producing a nonvolatile semiconductor memory cell with a separate tunneling window Download PDF

Info

Publication number
UA73508C2
UA73508C2 UA2001129149A UA2001129149A UA73508C2 UA 73508 C2 UA73508 C2 UA 73508C2 UA 2001129149 A UA2001129149 A UA 2001129149A UA 2001129149 A UA2001129149 A UA 2001129149A UA 73508 C2 UA73508 C2 UA 73508C2
Authority
UA
Ukraine
Prior art keywords
tunnel
layer
region
memory cell
cell
Prior art date
Application number
UA2001129149A
Other languages
English (en)
Ukrainian (uk)
Original Assignee
Infineon Technologies Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies Ag filed Critical Infineon Technologies Ag
Publication of UA73508C2 publication Critical patent/UA73508C2/uk

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B69/00Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66825Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/788Field effect transistors with field effect produced by an insulated gate with floating gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/788Field effect transistors with field effect produced by an insulated gate with floating gate
    • H01L29/7881Programmable transistors with only two possible levels of programmation
    • H01L29/7883Programmable transistors with only two possible levels of programmation charging by tunnelling of carriers, e.g. Fowler-Nordheim tunnelling
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B99/00Subject matter not provided for in other groups of this subclass

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)
UA2001129149A 1999-06-28 2000-05-30 Method for producing a nonvolatile semiconductor memory cell with a separate tunneling window UA73508C2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19929618A DE19929618B4 (de) 1999-06-28 1999-06-28 Verfahren zur Herstellung einer nichtflüchtigen Halbleiter-Speicherzelle mit separatem Tunnelfenster
PCT/DE2000/001769 WO2001001476A1 (de) 1999-06-28 2000-05-30 Vefahren zur herstellung einer nichtflüchtigen halbleiter-speicherzelle mit separatem tunnelfenster

Publications (1)

Publication Number Publication Date
UA73508C2 true UA73508C2 (en) 2005-08-15

Family

ID=7912849

Family Applications (1)

Application Number Title Priority Date Filing Date
UA2001129149A UA73508C2 (en) 1999-06-28 2000-05-30 Method for producing a nonvolatile semiconductor memory cell with a separate tunneling window

Country Status (11)

Country Link
US (1) US6645812B2 (de)
EP (1) EP1192652A1 (de)
JP (2) JP2003503851A (de)
KR (1) KR100447962B1 (de)
CN (1) CN1171293C (de)
BR (1) BR0011998A (de)
DE (1) DE19929618B4 (de)
MX (1) MXPA01013170A (de)
RU (1) RU2225055C2 (de)
UA (1) UA73508C2 (de)
WO (1) WO2001001476A1 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10235072A1 (de) * 2002-07-31 2004-02-26 Micronas Gmbh EEPROM-Struktur für Halbleiterspeicher
JP4393106B2 (ja) * 2003-05-14 2010-01-06 シャープ株式会社 表示用駆動装置及び表示装置、並びに携帯電子機器
JP4497290B2 (ja) * 2004-04-14 2010-07-07 富士通株式会社 半導体装置とその製造方法
CN113054001B (zh) * 2021-03-16 2021-11-09 中国电子科技集团公司第五十八研究所 可编程的电源开关器件及其制备方法

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57112078A (en) * 1980-12-29 1982-07-12 Fujitsu Ltd Manufacture of electrically rewritable fixed memory
US4477825A (en) * 1981-12-28 1984-10-16 National Semiconductor Corporation Electrically programmable and erasable memory cell
US4608585A (en) * 1982-07-30 1986-08-26 Signetics Corporation Electrically erasable PROM cell
JPS6325980A (ja) * 1986-07-17 1988-02-03 Nec Corp 不揮発性半導体記憶装置及びその製造方法
JPS6384168A (ja) * 1986-09-29 1988-04-14 Toshiba Corp 不揮発性半導体記憶装置
JP2792028B2 (ja) * 1988-03-07 1998-08-27 株式会社デンソー 半導体記憶装置およびその製造方法
JP2784765B2 (ja) * 1988-03-11 1998-08-06 セイコーインスツルメンツ株式会社 半導体不揮発性メモリの製造方法
JPH0334579A (ja) * 1989-06-30 1991-02-14 Toshiba Corp 不揮発性半導体記憶装置およびその製造方法
US5565371A (en) * 1990-04-12 1996-10-15 Texas Instruments Incorporated Method of making EPROM with separate erasing and programming regions
US5371031A (en) * 1990-08-01 1994-12-06 Texas Instruments Incorporated Method of making EEPROM array with buried N+ windows and with separate erasing and programming regions
US5596529A (en) * 1993-11-30 1997-01-21 Kabushiki Kaisha Toshiba Nonvolatile semiconductor memory device
JP3222705B2 (ja) * 1993-11-30 2001-10-29 東芝マイクロエレクトロニクス株式会社 不揮発性半導体記憶装置及びその製造方法
US5793081A (en) * 1994-03-25 1998-08-11 Nippon Steel Corporation Nonvolatile semiconductor storage device and method of manufacturing
US5633186A (en) * 1995-08-14 1997-05-27 Motorola, Inc. Process for fabricating a non-volatile memory cell in a semiconductor device
EP0782196A1 (de) * 1995-12-28 1997-07-02 STMicroelectronics S.r.l. Herstellungsverfahren für EEPROM-Speicherbauelemente und dadurch hergestellte EEPROM-Speicherbauelemente
TW437099B (en) * 1997-09-26 2001-05-28 Matsushita Electronics Corp Non-volatile semiconductor memory device and the manufacturing method thereof

Also Published As

Publication number Publication date
KR100447962B1 (ko) 2004-09-08
DE19929618A1 (de) 2001-01-11
DE19929618B4 (de) 2006-07-13
CN1171293C (zh) 2004-10-13
US6645812B2 (en) 2003-11-11
MXPA01013170A (es) 2002-08-12
JP2006319362A (ja) 2006-11-24
EP1192652A1 (de) 2002-04-03
WO2001001476A1 (de) 2001-01-04
RU2225055C2 (ru) 2004-02-27
JP2003503851A (ja) 2003-01-28
KR20020019472A (ko) 2002-03-12
CN1361924A (zh) 2002-07-31
US20020119626A1 (en) 2002-08-29
BR0011998A (pt) 2002-03-05

Similar Documents

Publication Publication Date Title
US5822242A (en) Asymmetric virtual ground p-channel flash cell with latid n-type pocket and method of fabrication therefor
KR100851206B1 (ko) 반도체 디바이스
US7760554B2 (en) NROM non-volatile memory and mode of operation
US20040241944A1 (en) Nonvolatile memory device
US7638835B2 (en) Double density NROM with nitride strips (DDNS)
US20070196982A1 (en) Nrom non-volatile mode of operation
US20090181506A1 (en) Novel Method to Form Memory Cells to Improve Programming Performance of Embedded Memory Technology
US20230301076A1 (en) Compact eeprom memory cell with a gate dielectric layer having two different thicknesses
US6801456B1 (en) Method for programming, erasing and reading a flash memory cell
KR102143260B1 (ko) 싱글 폴리 비휘발성 기억소자, 이의 제조 방법 및 싱글 폴리 비휘발성 기억소자 어레이
KR100706071B1 (ko) 단일비트 비휘발성 메모리셀 및 그것의 프로그래밍 및삭제방법
KR20080051014A (ko) 수직구조를 갖는 앤드형 및 노아형 플래시 메모리 어레이와그 각각의 제조방법 및 동작방법
TW201301485A (zh) 具有雙功能的非揮發性半導體記憶單元
US6914826B2 (en) Flash memory structure and operating method thereof
KR101012128B1 (ko) 스태거 국부 배선 구조를 갖는 메모리 셀 어레이
UA73508C2 (en) Method for producing a nonvolatile semiconductor memory cell with a separate tunneling window
US20080111182A1 (en) Forming buried contact etch stop layer (CESL) in semiconductor devices self-aligned to diffusion
KR20050085064A (ko) 실리콘 질화물 전하 포획 메모리 장치
US8072803B2 (en) Memory device and methods for fabricating and operating the same
Fang et al. A highly reliable 2-bits/cell split-gate flash memory cell with a new program-disturbs immune array configuration
US20060226467A1 (en) P-channel charge trapping memory device with sub-gate
JPH05326976A (ja) 半導体記憶装置およびその製法
US20230059628A1 (en) Semiconductor device including single poly non-volatile memory device and method of manufacturing same