TWI804977B - 半導體基板、半導體基板的製造方法以及半導體元件的製造方法 - Google Patents
半導體基板、半導體基板的製造方法以及半導體元件的製造方法 Download PDFInfo
- Publication number
- TWI804977B TWI804977B TW110133490A TW110133490A TWI804977B TW I804977 B TWI804977 B TW I804977B TW 110133490 A TW110133490 A TW 110133490A TW 110133490 A TW110133490 A TW 110133490A TW I804977 B TWI804977 B TW I804977B
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- removal layer
- semiconductor
- removal
- semiconductor epitaxial
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
- H10P95/11—Separation of active layers from substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/60—Wet etching
- H10P50/64—Wet etching of semiconductor materials
- H10P50/642—Chemical etching
- H10P50/646—Chemical etching of Group III-V materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
- H10P50/24—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials
- H10P50/246—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials of Group III-V materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
- H10P14/2901—Materials
- H10P14/2907—Materials being Group IIIA-VA materials
- H10P14/2909—Phosphides
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
- H10P14/2901—Materials
- H10P14/2907—Materials being Group IIIA-VA materials
- H10P14/2911—Arsenides
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
- H10P14/3202—Materials thereof
- H10P14/3214—Materials thereof being Group IIIA-VA semiconductors
- H10P14/3221—Arsenides
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
- H10P14/3242—Structure
- H10P14/3244—Layer structure
- H10P14/3248—Layer structure consisting of two layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/34—Deposited materials, e.g. layers
- H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
- H10P14/3414—Deposited materials, e.g. layers characterised by the chemical composition being group IIIA-VIA materials
- H10P14/3418—Phosphides
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/34—Deposited materials, e.g. layers
- H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
- H10P14/3414—Deposited materials, e.g. layers characterised by the chemical composition being group IIIA-VIA materials
- H10P14/3421—Arsenides
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
- H10P72/7432—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used in a transfer process involving transfer directly from an origin substrate to a target substrate without use of an intermediate handle substrate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
- H10P72/7434—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used in a transfer process involving at least two transfer steps, i.e. including an intermediate handle substrate
Landscapes
- Recrystallisation Techniques (AREA)
- Weting (AREA)
- Drying Of Semiconductors (AREA)
- Bipolar Transistors (AREA)
- Physical Deposition Of Substances That Are Components Of Semiconductor Devices (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Cleaning Or Drying Semiconductors (AREA)
- Led Devices (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2018-230683 | 2018-12-10 | ||
| JP2018230683 | 2018-12-10 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW202147392A TW202147392A (zh) | 2021-12-16 |
| TWI804977B true TWI804977B (zh) | 2023-06-11 |
Family
ID=71077231
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW110133490A TWI804977B (zh) | 2018-12-10 | 2019-12-04 | 半導體基板、半導體基板的製造方法以及半導體元件的製造方法 |
| TW108144217A TWI743610B (zh) | 2018-12-10 | 2019-12-04 | 半導體基板、半導體基板的製造方法以及半導體元件的製造方法 |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW108144217A TWI743610B (zh) | 2018-12-10 | 2019-12-04 | 半導體基板、半導體基板的製造方法以及半導體元件的製造方法 |
Country Status (5)
| Country | Link |
|---|---|
| US (2) | US11894272B2 (https=) |
| JP (2) | JP6836022B2 (https=) |
| CN (1) | CN113169049B (https=) |
| TW (2) | TWI804977B (https=) |
| WO (1) | WO2020121649A1 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2025070557A (ja) * | 2023-10-20 | 2025-05-02 | 株式会社村田製作所 | エピタキシャル成長基板及び半導体装置の製造方法 |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006080305A (ja) * | 2004-09-09 | 2006-03-23 | Sharp Corp | 化合物半導体素子エピタキシャル成長基板、半導体素子およびそれらの製造方法 |
| US20150207012A1 (en) * | 2014-01-16 | 2015-07-23 | The Board Of Trustees Of The University Of Illinois | Printing-based assembly of multi-junction, multi-terminal photovoltaic devices and related methods |
| US20160064611A1 (en) * | 2014-09-02 | 2016-03-03 | Pun Jae Choi | Semiconductor light-emitting device |
Family Cites Families (32)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0646026Y2 (ja) | 1987-08-19 | 1994-11-24 | 沖電気工業株式会社 | メンブレンキ−ボ−ドの防塵構造 |
| JP2560601B2 (ja) * | 1993-03-12 | 1996-12-04 | 日本電気株式会社 | 元素半導体基板上の金属膜/化合物半導体積層構造の製造方法 |
| JP3377022B2 (ja) * | 1997-01-23 | 2003-02-17 | 日本電信電話株式会社 | ヘテロ接合型電界効果トランジスタの製造方法 |
| JP3371871B2 (ja) * | 1999-11-16 | 2003-01-27 | 日本電気株式会社 | 半導体装置の製造方法 |
| JP3716906B2 (ja) * | 2000-03-06 | 2005-11-16 | 日本電気株式会社 | 電界効果トランジスタ |
| KR100438895B1 (ko) * | 2001-12-28 | 2004-07-02 | 한국전자통신연구원 | 고전자 이동도 트랜지스터 전력 소자 및 그 제조 방법 |
| JP3813123B2 (ja) | 2002-12-25 | 2006-08-23 | 株式会社沖データ | 半導体装置及びledヘッド |
| JP4315744B2 (ja) * | 2003-06-25 | 2009-08-19 | 株式会社沖データ | 積層体及び半導体装置の製造方法 |
| JP2005191022A (ja) * | 2003-12-24 | 2005-07-14 | Matsushita Electric Ind Co Ltd | 電界効果トランジスタ及びその製造方法 |
| US7205176B2 (en) * | 2004-05-24 | 2007-04-17 | Taiwan Semiconductor Manufacturing Company | Surface MEMS mirrors with oxide spacers |
| US20060208265A1 (en) * | 2005-03-17 | 2006-09-21 | Hitachi Cable, Ltd. | Light emitting diode and light emitting diode array |
| KR101430587B1 (ko) | 2006-09-20 | 2014-08-14 | 더 보오드 오브 트러스티스 오브 더 유니버시티 오브 일리노이즈 | 전사가능한 반도체 구조들, 디바이스들 및 디바이스 컴포넌트들을 만들기 위한 릴리스 방안들 |
| JP4200389B2 (ja) * | 2007-02-22 | 2008-12-24 | セイコーエプソン株式会社 | 光素子 |
| JP4466668B2 (ja) | 2007-03-20 | 2010-05-26 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
| JP2008270794A (ja) * | 2007-03-29 | 2008-11-06 | Matsushita Electric Ind Co Ltd | 半導体装置及びその製造方法 |
| JP4871973B2 (ja) | 2009-04-28 | 2012-02-08 | 株式会社沖データ | 半導体薄膜素子の製造方法並びに半導体ウエハ、及び、半導体薄膜素子 |
| JP2011249776A (ja) * | 2010-04-30 | 2011-12-08 | Sumitomo Chemical Co Ltd | 半導体基板、半導体基板の製造方法、電子デバイス、および電子デバイスの製造方法 |
| JP5893246B2 (ja) * | 2010-11-08 | 2016-03-23 | キヤノン株式会社 | 面発光レーザ及び面発光レーザアレイ、面発光レーザの製造方法及び面発光レーザアレイの製造方法、面発光レーザアレイを備えた光学機器 |
| JP2013183125A (ja) * | 2012-03-05 | 2013-09-12 | Sharp Corp | 化合物半導体素子エピタキシャル成長基板 |
| JP2013211355A (ja) * | 2012-03-30 | 2013-10-10 | Oki Data Corp | 3端子発光素子、3端子発光素子アレイ、プリントヘッドおよび画像形成装置 |
| US9859112B2 (en) * | 2013-07-18 | 2018-01-02 | Taiwan Semiconductor Manufacturing Co., Ltd | Bonded semiconductor structures |
| KR102178828B1 (ko) * | 2014-02-21 | 2020-11-13 | 삼성전자 주식회사 | 멀티 나노와이어 트랜지스터를 포함하는 반도체 소자 |
| WO2016079929A1 (ja) * | 2014-11-21 | 2016-05-26 | 信越半導体株式会社 | 発光素子及び発光素子の製造方法 |
| US9299615B1 (en) * | 2014-12-22 | 2016-03-29 | International Business Machines Corporation | Multiple VT in III-V FETs |
| US9444019B1 (en) * | 2015-09-21 | 2016-09-13 | Epistar Corporation | Method for reusing a substrate for making light-emitting device |
| US9461159B1 (en) * | 2016-01-14 | 2016-10-04 | Northrop Grumman Systems Corporation | Self-stop gate recess etching process for semiconductor field effect transistors |
| US9685539B1 (en) * | 2016-03-14 | 2017-06-20 | International Business Machines Corporation | Nanowire isolation scheme to reduce parasitic capacitance |
| JP6729275B2 (ja) * | 2016-10-12 | 2020-07-22 | 信越半導体株式会社 | 発光素子及び発光素子の製造方法 |
| WO2019134075A1 (en) * | 2018-01-03 | 2019-07-11 | Xiamen Sanan Integrated Circuit Co., Ltd. | Consumer semiconductor laser |
| JP6431631B1 (ja) | 2018-02-28 | 2018-11-28 | 株式会社フィルネックス | 半導体素子の製造方法 |
| US10461154B1 (en) * | 2018-06-21 | 2019-10-29 | International Business Machines Corporation | Bottom isolation for nanosheet transistors on bulk substrate |
| US11087974B2 (en) * | 2018-10-08 | 2021-08-10 | The Regents Of The University Of Michigan | Preparation of compound semiconductor substrate for epitaxial growth via non-destructive epitaxial lift-off |
-
2019
- 2019-10-17 JP JP2020559573A patent/JP6836022B2/ja active Active
- 2019-10-17 WO PCT/JP2019/040926 patent/WO2020121649A1/ja not_active Ceased
- 2019-10-17 CN CN201980076538.1A patent/CN113169049B/zh active Active
- 2019-12-04 TW TW110133490A patent/TWI804977B/zh active
- 2019-12-04 TW TW108144217A patent/TWI743610B/zh active
-
2021
- 2021-02-04 JP JP2021016416A patent/JP7441525B2/ja active Active
- 2021-05-25 US US17/330,369 patent/US11894272B2/en active Active
-
2023
- 2023-12-11 US US18/536,188 patent/US12183636B2/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006080305A (ja) * | 2004-09-09 | 2006-03-23 | Sharp Corp | 化合物半導体素子エピタキシャル成長基板、半導体素子およびそれらの製造方法 |
| US20150207012A1 (en) * | 2014-01-16 | 2015-07-23 | The Board Of Trustees Of The University Of Illinois | Printing-based assembly of multi-junction, multi-terminal photovoltaic devices and related methods |
| US20160064611A1 (en) * | 2014-09-02 | 2016-03-03 | Pun Jae Choi | Semiconductor light-emitting device |
Also Published As
| Publication number | Publication date |
|---|---|
| JPWO2020121649A1 (ja) | 2021-02-15 |
| CN113169049B (zh) | 2022-07-05 |
| JP6836022B2 (ja) | 2021-02-24 |
| TW202147392A (zh) | 2021-12-16 |
| US20210280467A1 (en) | 2021-09-09 |
| TWI743610B (zh) | 2021-10-21 |
| US20240120238A1 (en) | 2024-04-11 |
| JP2021077909A (ja) | 2021-05-20 |
| CN113169049A (zh) | 2021-07-23 |
| TW202038301A (zh) | 2020-10-16 |
| JP7441525B2 (ja) | 2024-03-01 |
| US12183636B2 (en) | 2024-12-31 |
| WO2020121649A1 (ja) | 2020-06-18 |
| US11894272B2 (en) | 2024-02-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI795293B (zh) | 工程基板結構 | |
| US5071792A (en) | Process for forming extremely thin integrated circuit dice | |
| CN101714505B (zh) | 应用硬化剂对应变材料层的松弛 | |
| JP2020505767A (ja) | パワーデバイス用の窒化ガリウムエピタキシャル構造 | |
| TWI787859B (zh) | 用於在陶瓷基板上整合元素及複合半導體的方法及系統 | |
| TWI735814B (zh) | 用於接觸表面之接合之方法 | |
| TWI734359B (zh) | 用於製作光電半導體晶片的方法及其所使用的鍵合晶圓 | |
| US20150279696A1 (en) | Techniques for Fabricating Reduced-Line-Edge-Roughness Trenches for Aspect Ratio Trapping | |
| TWI907572B (zh) | 製作含凝聚物之交界區之半導體結構之方法 | |
| TWI804977B (zh) | 半導體基板、半導體基板的製造方法以及半導體元件的製造方法 | |
| CN111509095A (zh) | 复合式基板及其制造方法 | |
| CN118545678A (zh) | Mems空腔结构的制备方法 | |
| TWI241651B (en) | Semiconductor etch speed modification | |
| CN118629948A (zh) | 一种半导体器件的制造方法 | |
| FR3091002A1 (fr) | Procédé de gravure d’une couche diélectrique tridimensionnelle | |
| JP6473970B2 (ja) | 貼り合わせsoiウェーハの製造方法 | |
| CN1825549A (zh) | 具有半导体层及其下电绝缘层的半导体晶片及其制造方法 | |
| CN101147253A (zh) | 包括至少一个厚半导体材料膜的异质结构的制作工艺 | |
| TW202247263A (zh) | 化合物半導體接合基板的製造方法、及化合物半導體接合基板 | |
| KR20120021946A (ko) | 질화물 단결정 제조방법 및 질화물 반도체 발광소자 제조방법 | |
| JP2008034531A (ja) | 化合物半導体光素子を作製する方法 | |
| JPH01231348A (ja) | 半導体装置の製造方法 | |
| JPH04102332A (ja) | 半導体装置 |