CN113169049B - 半导体基板及其制造方法以及半导体元件的制造方法 - Google Patents

半导体基板及其制造方法以及半导体元件的制造方法 Download PDF

Info

Publication number
CN113169049B
CN113169049B CN201980076538.1A CN201980076538A CN113169049B CN 113169049 B CN113169049 B CN 113169049B CN 201980076538 A CN201980076538 A CN 201980076538A CN 113169049 B CN113169049 B CN 113169049B
Authority
CN
China
Prior art keywords
removal layer
layer
semiconductor
removal
etching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201980076538.1A
Other languages
English (en)
Chinese (zh)
Other versions
CN113169049A (zh
Inventor
荻原光彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Felix Co ltd
Original Assignee
Felix Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Felix Co ltd filed Critical Felix Co ltd
Publication of CN113169049A publication Critical patent/CN113169049A/zh
Application granted granted Critical
Publication of CN113169049B publication Critical patent/CN113169049B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H10P95/11—Separation of active layers from substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/60—Wet etching
    • H10P50/64—Wet etching of semiconductor materials
    • H10P50/642—Chemical etching
    • H10P50/646—Chemical etching of Group III-V materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/24—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials
    • H10P50/246—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials of Group III-V materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
    • H10P14/2901—Materials
    • H10P14/2907—Materials being Group IIIA-VA materials
    • H10P14/2909—Phosphides
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
    • H10P14/2901—Materials
    • H10P14/2907—Materials being Group IIIA-VA materials
    • H10P14/2911—Arsenides
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
    • H10P14/3202—Materials thereof
    • H10P14/3214—Materials thereof being Group IIIA-VA semiconductors
    • H10P14/3221—Arsenides
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
    • H10P14/3242—Structure
    • H10P14/3244—Layer structure
    • H10P14/3248—Layer structure consisting of two layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3414—Deposited materials, e.g. layers characterised by the chemical composition being group IIIA-VIA materials
    • H10P14/3418—Phosphides
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3414—Deposited materials, e.g. layers characterised by the chemical composition being group IIIA-VIA materials
    • H10P14/3421—Arsenides
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H10P72/7432—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used in a transfer process involving transfer directly from an origin substrate to a target substrate without use of an intermediate handle substrate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H10P72/7434—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used in a transfer process involving at least two transfer steps, i.e. including an intermediate handle substrate

Landscapes

  • Recrystallisation Techniques (AREA)
  • Weting (AREA)
  • Drying Of Semiconductors (AREA)
  • Bipolar Transistors (AREA)
  • Physical Deposition Of Substances That Are Components Of Semiconductor Devices (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Cleaning Or Drying Semiconductors (AREA)
  • Led Devices (AREA)
CN201980076538.1A 2018-12-10 2019-10-17 半导体基板及其制造方法以及半导体元件的制造方法 Active CN113169049B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2018-230683 2018-12-10
JP2018230683 2018-12-10
PCT/JP2019/040926 WO2020121649A1 (ja) 2018-12-10 2019-10-17 半導体基板、半導体基板の製造方法及び半導体素子の製造方法

Publications (2)

Publication Number Publication Date
CN113169049A CN113169049A (zh) 2021-07-23
CN113169049B true CN113169049B (zh) 2022-07-05

Family

ID=71077231

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201980076538.1A Active CN113169049B (zh) 2018-12-10 2019-10-17 半导体基板及其制造方法以及半导体元件的制造方法

Country Status (5)

Country Link
US (2) US11894272B2 (https=)
JP (2) JP6836022B2 (https=)
CN (1) CN113169049B (https=)
TW (2) TWI804977B (https=)
WO (1) WO2020121649A1 (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2025070557A (ja) * 2023-10-20 2025-05-02 株式会社村田製作所 エピタキシャル成長基板及び半導体装置の製造方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1577905A (zh) * 2003-06-25 2005-02-09 冲数据株式会社 半导体器件的制造方法
JP2013211355A (ja) * 2012-03-30 2013-10-10 Oki Data Corp ３端子発光素子、３端子発光素子アレイ、プリントヘッドおよび画像形成装置
JP2018064006A (ja) * 2016-10-12 2018-04-19 信越半導体株式会社 発光素子及び発光素子の製造方法

Family Cites Families (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0646026Y2 (ja) 1987-08-19 1994-11-24 沖電気工業株式会社 メンブレンキ−ボ−ドの防塵構造
JP2560601B2 (ja) * 1993-03-12 1996-12-04 日本電気株式会社 元素半導体基板上の金属膜／化合物半導体積層構造の製造方法
JP3377022B2 (ja) * 1997-01-23 2003-02-17 日本電信電話株式会社 ヘテロ接合型電界効果トランジスタの製造方法
JP3371871B2 (ja) * 1999-11-16 2003-01-27 日本電気株式会社 半導体装置の製造方法
JP3716906B2 (ja) * 2000-03-06 2005-11-16 日本電気株式会社 電界効果トランジスタ
KR100438895B1 (ko) * 2001-12-28 2004-07-02 한국전자통신연구원 고전자 이동도 트랜지스터 전력 소자 및 그 제조 방법
JP3813123B2 (ja) 2002-12-25 2006-08-23 株式会社沖データ 半導体装置及びｌｅｄヘッド
JP2005191022A (ja) * 2003-12-24 2005-07-14 Matsushita Electric Ind Co Ltd 電界効果トランジスタ及びその製造方法
US7205176B2 (en) * 2004-05-24 2007-04-17 Taiwan Semiconductor Manufacturing Company Surface MEMS mirrors with oxide spacers
JP4518886B2 (ja) * 2004-09-09 2010-08-04 シャープ株式会社 半導体素子の製造方法
US20060208265A1 (en) * 2005-03-17 2006-09-21 Hitachi Cable, Ltd. Light emitting diode and light emitting diode array
KR101430587B1 (ko) 2006-09-20 2014-08-14 더 보오드 오브 트러스티스 오브 더 유니버시티 오브 일리노이즈 전사가능한 반도체 구조들, 디바이스들 및 디바이스 컴포넌트들을 만들기 위한 릴리스 방안들
JP4200389B2 (ja) * 2007-02-22 2008-12-24 セイコーエプソン株式会社 光素子
JP4466668B2 (ja) 2007-03-20 2010-05-26 セイコーエプソン株式会社 半導体装置の製造方法
JP2008270794A (ja) * 2007-03-29 2008-11-06 Matsushita Electric Ind Co Ltd 半導体装置及びその製造方法
JP4871973B2 (ja) 2009-04-28 2012-02-08 株式会社沖データ 半導体薄膜素子の製造方法並びに半導体ウエハ、及び、半導体薄膜素子
JP2011249776A (ja) * 2010-04-30 2011-12-08 Sumitomo Chemical Co Ltd 半導体基板、半導体基板の製造方法、電子デバイス、および電子デバイスの製造方法
JP5893246B2 (ja) * 2010-11-08 2016-03-23 キヤノン株式会社 面発光レーザ及び面発光レーザアレイ、面発光レーザの製造方法及び面発光レーザアレイの製造方法、面発光レーザアレイを備えた光学機器
JP2013183125A (ja) * 2012-03-05 2013-09-12 Sharp Corp 化合物半導体素子エピタキシャル成長基板
US9859112B2 (en) * 2013-07-18 2018-01-02 Taiwan Semiconductor Manufacturing Co., Ltd Bonded semiconductor structures
US20150207012A1 (en) * 2014-01-16 2015-07-23 The Board Of Trustees Of The University Of Illinois Printing-based assembly of multi-junction, multi-terminal photovoltaic devices and related methods
KR102178828B1 (ko) * 2014-02-21 2020-11-13 삼성전자 주식회사 멀티 나노와이어 트랜지스터를 포함하는 반도체 소자
KR102282141B1 (ko) * 2014-09-02 2021-07-28 삼성전자주식회사 반도체 발광소자
WO2016079929A1 (ja) * 2014-11-21 2016-05-26 信越半導体株式会社 発光素子及び発光素子の製造方法
US9299615B1 (en) * 2014-12-22 2016-03-29 International Business Machines Corporation Multiple VT in III-V FETs
US9444019B1 (en) * 2015-09-21 2016-09-13 Epistar Corporation Method for reusing a substrate for making light-emitting device
US9461159B1 (en) * 2016-01-14 2016-10-04 Northrop Grumman Systems Corporation Self-stop gate recess etching process for semiconductor field effect transistors
US9685539B1 (en) * 2016-03-14 2017-06-20 International Business Machines Corporation Nanowire isolation scheme to reduce parasitic capacitance
WO2019134075A1 (en) * 2018-01-03 2019-07-11 Xiamen Sanan Integrated Circuit Co., Ltd. Consumer semiconductor laser
JP6431631B1 (ja) 2018-02-28 2018-11-28 株式会社フィルネックス 半導体素子の製造方法
US10461154B1 (en) * 2018-06-21 2019-10-29 International Business Machines Corporation Bottom isolation for nanosheet transistors on bulk substrate
US11087974B2 (en) * 2018-10-08 2021-08-10 The Regents Of The University Of Michigan Preparation of compound semiconductor substrate for epitaxial growth via non-destructive epitaxial lift-off

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1577905A (zh) * 2003-06-25 2005-02-09 冲数据株式会社 半导体器件的制造方法
JP2013211355A (ja) * 2012-03-30 2013-10-10 Oki Data Corp ３端子発光素子、３端子発光素子アレイ、プリントヘッドおよび画像形成装置
JP2018064006A (ja) * 2016-10-12 2018-04-19 信越半導体株式会社 発光素子及び発光素子の製造方法

Also Published As

Publication number Publication date
JPWO2020121649A1 (ja) 2021-02-15
TWI804977B (zh) 2023-06-11
JP6836022B2 (ja) 2021-02-24
TW202147392A (zh) 2021-12-16
US20210280467A1 (en) 2021-09-09
TWI743610B (zh) 2021-10-21
US20240120238A1 (en) 2024-04-11
JP2021077909A (ja) 2021-05-20
CN113169049A (zh) 2021-07-23
TW202038301A (zh) 2020-10-16
JP7441525B2 (ja) 2024-03-01
US12183636B2 (en) 2024-12-31
WO2020121649A1 (ja) 2020-06-18
US11894272B2 (en) 2024-02-06

Similar Documents

Publication Publication Date Title
CN109844184B (zh) 用于功率应用和射频应用的工程化衬底结构
KR100797208B1 (ko) 특히 전자 공학, 광전자 공학 및 광학용 기판을 형성하는분리 가능한 반도체 조립체의 제조 프로세스
US9570351B2 (en) Reusable semiconductor substrates
US20090186466A1 (en) Self-masking defect removing method
TWI787859B (zh) 用於在陶瓷基板上整合元素及複合半導體的方法及系統
US7947576B2 (en) Method of manufacturing by etching a semiconductor substrate horizontally without creating a vertical face
US11158506B2 (en) Self-aligned, over etched hard mask fabrication method and structure
CN114556543B (zh) 基材亲水性结合的方法
JP2008210909A (ja) 半導体装置の製造方法
CN115088079A (zh) 使用溅射的镁源来扩散氮化镓材料中镁的方法和系统
JP2018514083A (ja) プレパターニングされたメサを経由する歪み緩和エピタキシャルリフトオフ
US10553426B2 (en) Method for obtaining a semi-polar nitride layer on a crystalline substrate
CN1615543A (zh) 用于键合并转移一种材料以形成半导体器件的方法
CN113169049B (zh) 半导体基板及其制造方法以及半导体元件的制造方法
CN110854014A (zh) 在非平坦硅表面上的应力松弛缓冲层
WO2011018780A1 (en) A process for manufacturing a hybrid substrate
US7514282B2 (en) Patterned silicon submicron tubes
TWI241651B (en) Semiconductor etch speed modification
CN118629948A (zh) 一种半导体器件的制造方法
CN102683352A (zh) 硅层转印基板以及半导体基板的制造方法
TWI588886B (zh) 製造半導體裝置之方法
WO2003015145A1 (en) Micromachining method using ionbeam
CN113924643A (zh) 一种超薄集成芯片及其制造方法
TWI697958B (zh) 用於蝕刻遮罩與鰭片結構形成之方法
CN119349500A (zh) 一种绝压式传感器的制作方法及绝压式传感器结构

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant