TW200802653A - Semiconductor apparatus and method of producing the same - Google Patents
Semiconductor apparatus and method of producing the sameInfo
- Publication number
- TW200802653A TW200802653A TW096112865A TW96112865A TW200802653A TW 200802653 A TW200802653 A TW 200802653A TW 096112865 A TW096112865 A TW 096112865A TW 96112865 A TW96112865 A TW 96112865A TW 200802653 A TW200802653 A TW 200802653A
- Authority
- TW
- Taiwan
- Prior art keywords
- semiconductor substrate
- insulating film
- hole
- electrode pad
- conductive wiring
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title abstract 10
- 239000000758 substrate Substances 0.000 abstract 7
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14618—Containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0231—Manufacturing methods of the redistribution layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02372—Disposition of the redistribution layers connecting to a via connection in the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02377—Fan-in arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05005—Structure
- H01L2224/05008—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body, e.g.
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05005—Structure
- H01L2224/05009—Bonding area integrally formed with a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05022—Disposition the internal layer being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05024—Disposition the internal layer being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05541—Structure
- H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13024—Disposition the bump connector being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13025—Disposition the bump connector being disposed on a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006112779 | 2006-04-14 | ||
JP2006345014A JP2007305960A (ja) | 2006-04-14 | 2006-12-21 | 半導体装置およびその製造方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
TW200802653A true TW200802653A (en) | 2008-01-01 |
Family
ID=38604080
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW096112865A TW200802653A (en) | 2006-04-14 | 2007-04-12 | Semiconductor apparatus and method of producing the same |
Country Status (5)
Country | Link |
---|---|
US (1) | US20070241457A1 (zh) |
JP (1) | JP2007305960A (zh) |
KR (1) | KR100887917B1 (zh) |
CN (1) | CN101055857A (zh) |
TW (1) | TW200802653A (zh) |
Families Citing this family (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI316381B (en) * | 2007-01-24 | 2009-10-21 | Phoenix Prec Technology Corp | Circuit board and fabrication method thereof |
JP2008300718A (ja) * | 2007-06-01 | 2008-12-11 | Toshiba Corp | 半導体装置および半導体装置の製造方法 |
JP4799543B2 (ja) * | 2007-12-27 | 2011-10-26 | 株式会社東芝 | 半導体パッケージ及びカメラモジュール |
JP2009181981A (ja) * | 2008-01-29 | 2009-08-13 | Renesas Technology Corp | 半導体装置の製造方法および半導体装置 |
JP4713602B2 (ja) * | 2008-02-21 | 2011-06-29 | パナソニック株式会社 | 基板モジュールおよびその製造方法ならびに電子機器 |
JP5078725B2 (ja) * | 2008-04-22 | 2012-11-21 | ラピスセミコンダクタ株式会社 | 半導体装置 |
CN101582397B (zh) * | 2008-05-16 | 2010-12-29 | 精材科技股份有限公司 | 半导体装置及其制造方法 |
JP2009295859A (ja) * | 2008-06-06 | 2009-12-17 | Oki Semiconductor Co Ltd | 半導体装置および半導体装置の製造方法 |
JP4601686B2 (ja) * | 2008-06-17 | 2010-12-22 | ルネサスエレクトロニクス株式会社 | 半導体装置および半導体装置の製造方法 |
DE102008033395B3 (de) * | 2008-07-16 | 2010-02-04 | Austriamicrosystems Ag | Verfahren zur Herstellung eines Halbleiterbauelementes und Halbleiterbauelement |
JP5242282B2 (ja) * | 2008-07-31 | 2013-07-24 | 株式会社東芝 | 半導体装置とその製造方法 |
DE102008052244A1 (de) * | 2008-10-18 | 2010-04-22 | Carl Freudenberg Kg | Flexible Leiterplatte |
JP5596919B2 (ja) * | 2008-11-26 | 2014-09-24 | キヤノン株式会社 | 半導体装置の製造方法 |
JP2010177569A (ja) * | 2009-01-30 | 2010-08-12 | Panasonic Corp | 光学デバイス及びその製造方法 |
CN101866905B (zh) * | 2009-04-16 | 2012-05-30 | 日月光半导体制造股份有限公司 | 基板结构及其制造方法 |
JP5574639B2 (ja) * | 2009-08-21 | 2014-08-20 | 三菱電機株式会社 | 半導体装置およびその製造方法 |
JP5323637B2 (ja) * | 2009-09-30 | 2013-10-23 | 京セラ株式会社 | 弾性波装置及びその製造方法 |
KR101759504B1 (ko) | 2009-10-09 | 2017-07-19 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 발광 표시 장치 및 이를 포함한 전자 기기 |
FR2959866A1 (fr) * | 2010-05-06 | 2011-11-11 | St Microelectronics Crolles 2 | Procede de realisation d'au moins une liaison traversante electriquement conductrice au sein d'un substrat semi-conducteur dans un circuit integre et circuit integre correspondant. |
JP5598420B2 (ja) * | 2011-05-24 | 2014-10-01 | 株式会社デンソー | 電子デバイスの製造方法 |
JP5957840B2 (ja) * | 2011-10-04 | 2016-07-27 | ソニー株式会社 | 半導体装置の製造方法 |
JP5810921B2 (ja) * | 2012-01-06 | 2015-11-11 | 凸版印刷株式会社 | 半導体装置の製造方法 |
US9935038B2 (en) | 2012-04-11 | 2018-04-03 | Taiwan Semiconductor Manufacturing Company | Semiconductor device packages and methods |
JP6309243B2 (ja) | 2013-10-30 | 2018-04-11 | ラピスセミコンダクタ株式会社 | 半導体装置およびその製造方法 |
US9379041B2 (en) | 2013-12-11 | 2016-06-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan out package structure |
KR101898404B1 (ko) | 2014-12-17 | 2018-09-12 | 미쓰이 가가쿠 가부시키가이샤 | 기판 중간체, 관통 비어 전극 기판 및 관통 비어 전극 형성 방법 |
JP6335132B2 (ja) | 2015-03-13 | 2018-05-30 | 東芝メモリ株式会社 | 半導体装置、および、半導体装置の製造方法 |
KR102649896B1 (ko) * | 2015-03-31 | 2024-03-22 | 하마마츠 포토닉스 가부시키가이샤 | 반도체 장치 |
CN108352321B (zh) * | 2015-10-28 | 2022-09-16 | 奥林巴斯株式会社 | 半导体装置 |
JP6663259B2 (ja) * | 2016-03-15 | 2020-03-11 | エイブリック株式会社 | 半導体装置とその製造方法 |
CN108962879A (zh) * | 2017-05-22 | 2018-12-07 | 联华电子股份有限公司 | 电容器及其制造方法 |
JP6499341B2 (ja) * | 2018-03-13 | 2019-04-10 | ラピスセミコンダクタ株式会社 | 半導体装置 |
JP6926294B2 (ja) * | 2018-11-29 | 2021-08-25 | ラピスセミコンダクタ株式会社 | 半導体装置の製造方法 |
JP2019087768A (ja) * | 2019-03-13 | 2019-06-06 | ラピスセミコンダクタ株式会社 | 半導体装置 |
US11723154B1 (en) * | 2020-02-17 | 2023-08-08 | Nicholas J. Chiolino | Multiwire plate-enclosed ball-isolated single-substrate silicon-carbide-die package |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010055840A1 (en) * | 1997-12-19 | 2001-12-27 | Douglas P Verret | Method for fabricating narrow metal interconnects in an integrated circuit using heat and pressure to extrude a metal layer into a lead trench and via/contact |
JP3858545B2 (ja) * | 1999-12-27 | 2006-12-13 | セイコーエプソン株式会社 | 半導体モジュール及び電子機器 |
US20040012698A1 (en) * | 2001-03-05 | 2004-01-22 | Yasuo Suda | Image pickup model and image pickup device |
JP4703883B2 (ja) * | 2001-04-09 | 2011-06-15 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
JP4212293B2 (ja) * | 2002-04-15 | 2009-01-21 | 三洋電機株式会社 | 半導体装置の製造方法 |
JP2004296453A (ja) * | 2003-02-06 | 2004-10-21 | Sharp Corp | 固体撮像装置、半導体ウエハ、光学装置用モジュール、固体撮像装置の製造方法及び光学装置用モジュールの製造方法 |
JP2006093367A (ja) * | 2004-09-24 | 2006-04-06 | Sanyo Electric Co Ltd | 半導体装置の製造方法 |
JP4139803B2 (ja) * | 2004-09-28 | 2008-08-27 | シャープ株式会社 | 半導体装置の製造方法 |
-
2006
- 2006-12-21 JP JP2006345014A patent/JP2007305960A/ja active Pending
-
2007
- 2007-04-10 US US11/783,512 patent/US20070241457A1/en not_active Abandoned
- 2007-04-12 TW TW096112865A patent/TW200802653A/zh unknown
- 2007-04-13 CN CNA2007100961367A patent/CN101055857A/zh active Pending
- 2007-04-13 KR KR1020070036308A patent/KR100887917B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR100887917B1 (ko) | 2009-03-12 |
US20070241457A1 (en) | 2007-10-18 |
CN101055857A (zh) | 2007-10-17 |
KR20070102420A (ko) | 2007-10-18 |
JP2007305960A (ja) | 2007-11-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200802653A (en) | Semiconductor apparatus and method of producing the same | |
TW200618227A (en) | Structure of embedding chip in substrate and method for fabricating the same | |
TW200603367A (en) | Semiconductor device and the fabricating method of the same | |
MY147999A (en) | Surface mountable chip | |
TW200610116A (en) | Micro-electronic package structure and method for fabricating the same | |
TW200741968A (en) | Butted contact structure and method for forming the same | |
TW200725658A (en) | Thin-film capacitor and method for fabricating the same, electronic device and circuit board | |
TW200802652A (en) | Method of forming solder connection portions, method of forming wiring substrate and method of producing semiconductor device | |
TW200711068A (en) | Semiconductor device and method for making the same, circuit board and method for making the same | |
WO2004040668A3 (de) | Feldeffekttransistor-anordnung und schaltkreis-array | |
GB2487307A (en) | Hybrid double box back gate silicon-on-insulator wafers with enhanced mobility channels | |
TWI256128B (en) | Panel for electro-optical apparatus, method of manufacture thereof, electro-optical apparatus and electronic apparatus | |
TW200735428A (en) | Electronic element, current control device, arithmetic device, and display device | |
TW200642123A (en) | An OLED device | |
ATE417362T1 (de) | Leistungshalbleitermodul mit gegeneinander elektrisch isolierten anschlusselementen | |
WO2007004115A3 (en) | Organic electronic device and method for manufacture thereof | |
SG130061A1 (en) | Microelectronic devices and microelectronic support devices, and associated assemblies and methods | |
TW200703528A (en) | Semiconductor device | |
TW200741970A (en) | Method for manufacturing semiconductor device and semiconductor device | |
TW200703655A (en) | Display substrate, method of manufacturing the same and display apparatus having the same | |
CN103871978A (zh) | 半导体装置 | |
WO2009019865A1 (ja) | 半導体装置とその製造方法および画像表示装置 | |
TW200730050A (en) | Wiring board and method for manufacturing the same, and semiconductor device | |
TW200643989A (en) | Substrate for electronic device and method of manufacturing the same | |
TW200715509A (en) | Semiconductor device with electroless plating metal connecting layer and method for fabricating the same |