TW200405486A - Method for producing wiring substrate - Google Patents

Method for producing wiring substrate Download PDF

Info

Publication number
TW200405486A
TW200405486A TW092124890A TW92124890A TW200405486A TW 200405486 A TW200405486 A TW 200405486A TW 092124890 A TW092124890 A TW 092124890A TW 92124890 A TW92124890 A TW 92124890A TW 200405486 A TW200405486 A TW 200405486A
Authority
TW
Taiwan
Prior art keywords
base
bumps
wiring
layer
patent application
Prior art date
Application number
TW092124890A
Other languages
English (en)
Other versions
TWI286359B (en
Inventor
Kei Imafuji
Tadashi Kodaira
Takeshi Chino
Jyunichi Nakamura
Miwa Abe
Original Assignee
Shinko Electric Ind Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinko Electric Ind Co filed Critical Shinko Electric Ind Co
Publication of TW200405486A publication Critical patent/TW200405486A/zh
Application granted granted Critical
Publication of TWI286359B publication Critical patent/TWI286359B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4857—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3457—Solder materials or compositions; Methods of application thereof
    • H05K3/3473—Plating of solder
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4007—Surface contacts, e.g. bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05568—Disposition the whole external layer protruding from the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05573—Single external layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0364—Conductor shape
    • H05K2201/0367—Metallic bump or raised conductor not used as solder bump
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/03—Metal processing
    • H05K2203/0338—Transferring metal or conductive material other than a circuit pattern, e.g. bump, solder, printed component
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/03—Metal processing
    • H05K2203/0376—Etching temporary metallic carrier substrate
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/03—Metal processing
    • H05K2203/0384—Etch stop layer, i.e. a buried barrier layer for preventing etching of layers under the etch stop layer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
    • H05K2203/0703—Plating
    • H05K2203/0726—Electroforming, i.e. electroplating on a metallic carrier thereby forming a self-supporting structure
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/20—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern
    • H05K3/205—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern using a pattern electroplated or electroformed on a metallic carrier
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49126—Assembling bases
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49128—Assembling formed circuit to base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49156—Manufacturing circuit on or in base with selective destruction of conductive paths
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Ceramic Engineering (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Wire Bonding (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Manufacturing Of Printed Wiring (AREA)

Description

200405486 玖、發明說明： I：發明所屬之技術領域】 發明領域 本發明係有關於一種用於製造佈線基板的方法。更特 5 別地，本發明係有關於一種藉著一由金屬製成之基座的使 用來製造被設置有連接凸塊與佈線圖案之佈線基板的方 法。
t mut H 發明背景
ίο 作為一種用於製造佈線基板的方法，係有一種如在JP 2000-323613 Α與JP 2002-83893 Α中所述的方法，在該方法 中，要被後續地連接到一半導體元件之電極的凸塊與一連 接到該等凸塊的佈線圖案係形成在一由金屬，典型地為 銅，製成之基座的一側上，而該基座然後係被溶解以供移 15 去，俾藉此製造一佈線基板。 就佈線圖案於一基座上的形成而言，一種用於製造佈 線基板的一般方法係能夠被應用。例如，一種用於藉由形 成一絕緣層於一基座上、形成介層孔於該絕緣層中、後續 地形成一電鍍種子層於該絕緣層之表面上和於該等介層孔 20 之内表面上、利用該基座作為一供電鍍用之電源層來執行 電鍍俾藉此形成一導體層於該絕緣層之表面上與於該等介 層孔之内表面上、及I虫刻該導體層，來形成一具有既定圖 案之佈線層的方法係可以被使用。 作為一種用於在一佈線基板之利用一基座之製造期間 5 200405486 藉著電鍍來形成要被連接到一半導體元件之電極之凸塊的 方法，係有一種用於藉由在對應於凸塊之位置凹陷地蝕刻 一基座之表面、利用該基座作為一供電鍍用之電源層來執 行焊錫之電鍍俾藉此以焊錫來充填該等形成於該基座之凹 5 處、及然後溶解該基座以供移去，來形成凸出錫凸塊的方 法。 當該等焊錫凸塊係形成於該基板在該等對應於一半導 體元件之電極的位置時，就一佈線基板之利用該基座的製 造而言，由於電極的小尺寸和在相鄰之電極間的小距離， 10 係需要高準度的凸塊形成，而且要與電極連接的凸塊由於 係非常小而具有小之與該基板的接觸面積，其引致該基板 與該焊錫凸塊之連接的問題。 在佈線基板之利用一基座的製造中，如上所述，熱處 理係被執行俾可，例如，在一絕緣層與一佈線圖案在該基 15 座上的形成期間把該絕緣層加熱與硬化。在一設有焊錫凸 塊之佈線基板被形成的情況中，有一個問題為，該焊錫凸 塊的表面在熱處理期間係變色。相信這是因為用於該基座 的銅與該焊錫中的錫（Sn)互相擴散，俾藉此於該在焊錫與基 座之間的界面形成一化合物相（compound phase)。該變色的 20 焊錫凸塊傷害該凸塊的外表，而且亦產生，例如，在該等 焊錫凸塊與電極之間之電氣連接之可靠性係被降低的問 題。 【發明内容】 發明概要 6 200405486 本發明之目的是為提供一種用於製造一佈線基板的方 法，其保證在該基板與一半導體元件之間的電氣連接，而 且能夠容易及高可靠性地被製造。 根據本發明，一種用於製造佈線基板的方法係被提 5供，該基板係設有從該基板之表面凸出的凸塊，該方法包 含如下之步驟：以一電氣絕緣薄膜覆蓋一金屬基座的一側 並且在該絕緣薄膜形成開孔俾可在其之底部曝露該基座、 利用該具有開孔之絕緣薄膜作為光罩來蝕刻該基座俾可在 該基座形成凹處、利用該基座作為電鍍電源層來電鍍該等 1〇凹處中之每一者的内表面俾可形成一障壁金屬薄膜在每一 個凹處的内表面上、藉著利用該基座作為電鍍電源層的電 鍍來以凸塊用的材料充填該等凹處、利用該基座作為電2 電源層來形成一障壁層於充填在該等凹處中之每一者内 凸塊用之材料的表面上、形成一堆疊之預定數目的佈線圖 15案於該絕緣薄膜上，在該堆疊之佈線圖案中之相鄰的伟線 圖案係藉著一中間絕緣層來彼此分隔且係經由形成於_ 間絕緣層的介層孔來彼此連接，而該等佈線圖案係電氣地 連接到充填於該等凹處之凸塊用的材料、把該基座從息有 各有該障壁金屬薄膜之凸塊的該堆疊的佈線圖案移去、及 把礒障壁金屬薄膜從該等凸塊中之每—者移去。 、最好的是，為了數個佈線基板的同時掣造，一大尺寸 的金屬箔片係被使用作為該基座。 、 β最好的是，兩個藉由黏著其之周緣來連接它們來被居 玄的金屬基座係被使用，而且該疊層的相對側係由該以 7 200405486 絕緣薄膜覆蓋。 最好的是，開孔係形成在該絕緣薄膜中俾具有開口側 比曝露該基座之底部有較大之直徑的錐形内表面。 最好的是，為了該等凹處之形成而用來蝕刻該基座的 5 蝕刻是為各向同性的，而且該等凹處中之每一者係被形成 俾在與該絕緣薄膜的交界具有一個比設置在該絕緣薄膜之 孔之底部直徑較大的直徑。 最好的是，該等凹處係以凸塊用的材料充填以致於該 材料完全充填該凹處，而且係部份地凸伸到在該絕緣薄膜 10 的開孔内。 最好的是，該基座係由銅製成。 更好的是，該基座是為一銅箔片。 最好的是，該基座係藉著姓刻來被移去。 最好的是，該等凸塊係由焊錫或金形成。 15 最好的是，該障壁金屬薄膜係由鎳或鈷形成。 最好的是，在充填於每一個凹處中之凸塊用之材料之 表面上的障壁層係由鎳形成。 圖式簡單說明 本發明之以上和其他目的與優點將會由於後面配合該 20 等附圖之詳細描述的深思熟慮而由熟知此項技術的人仕了 解和察覺，在該等圖式中： 第1A至1M圖描繪本發明之用於製造佈線基板之方法 的實施例；及 第2圖顯示一半導體裝置，在該半導體裝置中，一半導 8 1〇 15 2〇 知凡件係女裝於—根據本發明之方法製成的佈線基板上。 C 】 較佳實施例之詳細說明 第1A至1M圖描繪本發明的一實施例，其描述一設有焊 錫凸塊之佈線基板的製造，-半導體it件料被安裝於該 佈線基板上。 在這實_中’―佈線基板鋪由層疊兩個由金屬製 成之片狀的基座、形成焊錫凸塊與佈線圖案於該等基座中 之每/者之一側上、把該等被層疊的基座分割成兩個、而 然後把每個基座溶解以供移去，來被製成。該佈線基板 的製造過程現在將會作描述。 如在弟1A圖中所示，形成一核心之由兩個基座卿成 么参廣的相對側係分別由-展現電氣絕緣特性的絕緣層12 覆襄。該祕層12係可簡μ疊m賴脂薄膜， 像〆聚醯亞胺溥膜般，到該基座10來被形成。 衣這實施例中，-大尺寸的銅箱片係被使用作為該基 庫1〇’而由兩個大尺寸之基座1G形成的―疊層係被使用作 ^支座。該等基座_藉由使用黏著劑來連接沿著 庫1〇么周緣的窄位置來彼此層4。當該等基㈣: 彼此分隔時’它們係在該等被黏著的位置内部切開/ 如在第則中所示，開孔12a係形成於該等絕 中。该等mu域被《射蚊位料歧—要被^ 於/被完成之佈線基板上之半導體元件之電極的位= 具有〆個適合-要被連接到該電極之烊锡凸塊之直經的 地 尺 9 200405486 寸。該等孔12a係能夠藉由雷射加工或蝕刻該絕緣層12來被 形成。最好的是，該等開孔12a係被形成俾可具有開口側比 定位於絕緣層12上之底部具有較大之直徑的錐形内表面， 如在圖式中所示。 5 如在第1C圖中所示，利用該等設有開孔12a的絕緣層12 作為光罩，該等基座10係被化學地蝕刻，俾藉此產生凸塊 形成用的凹處16。藉由各向同性地從該等具有圓形橫截面 之開孔12a的底部開始蝕刻該基座10，每一個凹處係被形成 具有一半圓形内表面及在與該絕緣層12的交界面具有比設 10 於該絕緣層12中之開孔12a之底部直徑大的直徑，如在該圖 式中所示。 如在第1D圖中所示，一障壁金屬薄膜18係藉著利用該 基座10作為電鍍電源層的電鍍來被形成於該等凹處16中之 每一者的内表面上。該障壁金屬薄膜18係被設置俾可覆蓋 15 該凹處16的整個内表面，並且阻擋於該在由銅形成之基座 10與焊錫凸塊之間之交界面之化合物相的形成。該障壁金 屬薄膜18可以藉由電鍍鎳或鈷來被形成。作為該障壁金屬 薄膜18，一種能夠在沒有蝕刻焊錫下容易地藉由蝕刻來被 移去的金屬係被使用，因為該障壁金屬薄膜18係在後續的 20 步驟藉由蝕刻來被移去。 如在第1E圖中所示，藉著利用該基座10作為電鍍電源 層的電鍍，具有該等設有障壁金屬薄膜18(第1D圖）之内表 面的該等凹處16係以焊錫20充填。如圖所示，該焊錫電鍍 係發生以致於該焊錫20完全充填該凹處16，而且部份地凸 10 該絕緣層12中的孔12叫。該焊錫2()至該孔123的凸 吏得焊錫凸塊難以自佈線基板移去。 數層佈線圖案在基座10上的形成係在第斤至^圖中描 如在第_中所示，藉著利用該基座10作為電鍛電源 曰’―障壁層22係形成於充填在該凹_(第糊）中之焊 =的表面上’而藉著無電讀與電仙，—銅㈣然後 舜七成以障壁層22上，該銅層24充填該孔12a(第1C圖）且 ^蓋該絕緣層12的表面。該障壁層22係由賴形成，並且 用來阻擔在焊錫2〇與銅層24之間之化合物相的形成。在 該絕緣層丨2上的銅層24然後係被蝕刻俾可形成一具有既定 之圖案的佈線圖案(第一佈線圖案)24a，如在第1(}圖中: 示。 隨後，一樹脂薄膜係被層疊到該絕緣層12俾可形成一 覆蓋該佈線圖案24a的第二絕緣層13，而介層孔％係藉著雷 射加工來形成於該絕緣層13中，如在第丨^圖中所示。在节 絕緣層13中的介層孔26係可以藉著—種方法來被形成，2 该方法中，一絕緣層係由感光樹脂薄膜形成，其然後被曝 光與顯影。 + 如在第II圖中所示，一第二佈線圖案24b係藉由形成一 電鍍種子層（圖中未示）於該絕緣層13的表面和該等介層孔 26(第1H圖）内部、藉著利用基座1〇作為電鍍電源層來電鍍 銅來形成一充填該等介層孔26並且覆蓋該絕緣層13的= 層、及蝕刻該銅層俾使它具有既定的圖案，來被形成。充 200405486 銅材料形成介層2δ，該第—佈線圖案24a 層28來與第二佈線圖案爲電氣地連接。在該絕 、，s :上與轉介層孔26㈣的電難子層係可以藉著， 例如，無電電鍍或濺鍍處理來被形成。 如在第1J圖中所示，島32，每一個島32係要連接一外 部，接端，係藉由以-由焊錫抗阻劑形成的保護層30塗佈 4、’巴、、、彖層13和該第二佈線圖案爲，及把該保護層川定以圖 案來曝露該下層佈線層爲的部份來被形成。該島η係設有 由鎳、金或其類似形成的保護電鍍薄膜32a。 第ικ圖顯示藉由沿著黏接該兩基座之位置之内部切開 該疊層來從由兩個大尺寸之基座形成之該疊層分開的其中 一個基座ίο，被分開的該基座10，在其之一側上，係設置 有既疋數目（於在该圖式中所描繪的實施例中為兩個）的佈 線圖案層以及島在頂層佈線圖案中。 。玄基庄10然後係藉著姓刻來被移去，如在第1L圖中所 示。在於此中所描述的實施例中，該基座1〇係由銅材料形 成，而該障壁金屬薄膜18係由不被基座1〇用之蝕刻劑蝕刻 的鎳或鈷材料形成。因此，僅該基座1〇會藉著蝕刻來被移 去’俾藉此曝露由障壁金屬薄膜18所覆蓋的焊錫2〇。 如在弟1Μ圖中所不’在該焊錫2 0上的障壁金屬薄膜 18(第1L圖）然後係被選擇地蝕刻俾被移去及提供大量一體 地製造在該大尺寸基座10上且從該基座10分開的佈線基 板，該等佈線基板具有從該絕緣層12之表面凸出的球形焊 錫凸塊20a。該障壁金屬薄膜18能夠藉由蝕刻來被選擇地移 12 200405486 去。 在該障壁金屬薄膜18的移去之後，該等一體地製造的 佈線基板係沿著預定的界線切開成個別的佈線基板。 第2圖顯示一半導體裝置，在該半導體裝置中，如此得 5到的佈線基板40具有一安裝於其上的半導體元件50。在這 半導體裝置中，該半導體元件5〇係藉由把設置於該半導體 兀件50上的電極52連接到在該基板4〇上的焊錫凸塊2〇a來 被安裝於该佈線基板40上，而由，例如，錫球製成的外部 連接端42係連接到該等具有保護薄膜32a的島32，該等外部 10連接端係電氣地連接到該半導體元件5〇。 如上所述，根據本發明，該佈線基板係藉由利用該基 座1 〇作為支座來形成該等焊錫凸塊2〇a，及亦利用該基座j〇 作為支座來形成數層佈線圖案24a，24b，來被製成。為這個 理由’該等焊錫凸塊2〇a與該等佈線圖案24a，24b係能夠被形 15 成以致於它們係被牢固地保持在適當的位置俾在製造期間 不被私置’其允终該佈線基板南準度地製作。在焊錫凸塊 係被形成與一半導體元件之具有小尺寸且以小間距排列之 電極對準的情況中，高準度的對準係被要求。根據利用一 基座材料來作成一佈線基板的本發明，一佈線基板係能夠 20在所要求的準度下容易地製成。 本發明具有的優點為，設有必要之佈線圖案與焊錫凸 塊的一佈線基板係能夠藉由使用中間絕緣層來形成一堆疊 之佈線圖案在一基座的一側，而然後溶解該基座以供移去 來有效率且容易地被得到。 13 200405486 根據本發明的方法，在該方法中，障壁金屬薄膜係設 置於在一基座中之凸塊形成用之凹處的内表面上，一化合 物相不被形成在該基座與一充填於該凹處中的焊錫材料之 間，縱使熱處理係在一佈線基板的製造期間發生。為這個 5理由，在一佈線基板之製造期間焊錫凸塊之變色的問題係 能夠被確實地消除，導致該等焊錫凸塊之至一要被安裝於 該佈線基板上之半導體元件之電極之接點之加強的可靠 度。 而且’根據本發明的方法，焊錫凸塊係藉由把焊錫材 10料充填於形成在一後續地從一完成之佈線基板移去之基座 勺凹處内及部份地於定位在該基座上之絕緣層中的孔 内，來被形成，該等凹處中之每一者係具有一開口，該凹 處係經由該開口來與該孔連通，該孔具有一個比該凹處之 在與该纟巴緣層之交界面之直徑小的直徑。因此，根據本發 15明之方法來被製成的佈線基板具有一優點為，該等凸塊係 由在從該絕緣層凸出之半圓形凸塊部份與埋藏在該絕緣層 之孔内之焊錫材料之部份之間之邊界的收縮來被牢固地支 持，而因此，該等凸塊能夠牢固地連接到該基板的主本體 而且即使在该凸塊與該基板之主本體之間的接觸面積是不 20足夠此夠防止從該佈線基板脫離或移去。 隹;、、;、在以上所述之本發明的實施例中，由兩個基座 七成的-豐層係被使用作為佈線基板在該疊層之兩側上之 同t有效率之製造用的支座，京尤本發明之佈線基板之製 造而言要使用-單一基座亦是有可能的。 14 200405486 此外，要以電鍍金或其類似取代在以上所述之實施例 中所使用的電鍍焊錫來充填在一基座中之凸塊形成用的凹 處俾可提供一具有由焊錫以外之材料製成之牢固地固定到 該基板之凸塊的佈線基板亦是有可能的。 5 而且，雖然一除去雜物過程係被使用於在以上所述之 實施例中之佈線圖案的形成，佈線圖案形成的方法並不受 限於那裡，而一佈線圖案係可以利用一加料過程、一半加 料過程或其類似來被形成於一絕緣層上。 如上所述，根據本發明之用於製造佈線基板的方法， 10 在其中，一障壁金屬薄膜係在一凹處之由焊錫的充填以形 成凸塊之前被形成於在基座中之凹處的佈表面上，化合物 相之於在該基座與該焊錫凸塊之間之交界面的形成係能夠 被防止，而凸塊的變色亦能夠被防止，俾藉此提供一具有 有高連接可靠度之凸塊的佈線基板。此外，根據本發明的 15 方法，用於焊錫凸塊在基座中之形成的樹脂薄膜亦被使用 作為佈線圖案之形成用的絕緣層，其允許一利用中間絕緣 層而具有數層佈線圖案的佈線基板容易製造。 I：圖式簡單說明3 第1A至1M圖描繪本發明之用於製造佈線基板之方法 20 的一實施例；及 第2圖顯示一半導體裝置，在該半導體裝置中，一半導 體元件係安裝於一根據本發明之方法製成的佈線基板上。 【圖式之主要元件代表符號表】 10 基座 12 絕緣層 15 200405486 12a 開孔 16 凹處 18 障壁金屬薄膜 20 焊錫 22 障壁層 24 銅層 24a 第一佈線圖案 26 介層孔 24b 第二佈線圖案 30 保護層 32 島 32a 保護電鍍薄膜 20a 焊錫凸塊 40 佈線基板 42 外部連接端 50 半導體元件 52 電極 13 絕緣層 28 介層 16

Claims (1)

  1. 2⑽405486 拾、申請專利範圍·· 1·-種用於f造佈線基板的方法，該佈線基板係設有從該 基板之-表面凸出的凸塊，該方法包含如下之步驟·以 5 10 15 20 :電氣絕緣薄膜覆蓋—金屬基座的—側並且在該絕緣薄 膜幵7成開孔俾可在其之底部曝露該基座、利用該具有開 孔的絕緣薄膜作為光罩綠㈣基座俾可在該基座形成 々利用4基座作為電錄電源層來電鍍該等凹處中之 每一者的内表面俾可形成-障壁金屬薄膜在每-個凹處 的内表面上、藉著利用該基座作為電錢電源層的電錢來 以凸塊用的材料充填該等凹處、利用該基座作為電錄電 源層來形成-障壁層於充填在該等凹處中之每一者内之 凸塊用之材料的表面上、形成一堆疊之預 圖案於該絕緣薄膜上，在該堆晶 R " 芪宜之佈線圖案中之相鄰的 佈線圖案係藉著-t間絕緣層來彼此分隔且係經由形成 於β亥中間絕緣層的介層來彼此連接，而該等佈線圖案係 ^氣地連接到充填於該等凹處之凸塊用的材料、把該基 =^有各有_壁金制膜之凸塊之該堆疊的佈線圖 = 夕去、及把該障壁金屬薄膜從該等凸塊中之每一者移 翻範㈣丨項所述之方法，其中，為了數個佈線 纽。_製造’—大尺寸的金心“被使用作為該 17 2〇〇4〇5486 且該疊層的相對側係由該電氣絕緣薄膜覆蓋。 4·如申請專利顚第丨項所述之方法，其中，該㈣孔係形 成在該絕緣薄财俾具有開曝露該基座之底部有 較大之直徑的錐形内表面。 5 10 5·如申請專利範圍第丨項所述之方法，其中，為了該等凹處 之形成而用絲刻該基座的_是為各向同性的，且盆 中’該等凹處中之每-者係被形成俾在與該絕緣薄膜的 乂界具有-個比設置在該絕緣薄膜之孔之底部直徑較大 的直徑。 7·如申請專利範圍第1項所述之方法 製成。 6·如申請專利範_項所述之方法，其中，該等凹處係以 凸塊用的材料充填以致於該材料完全域該凹處，而且 係部份地凸伸到在該絕緣薄模中的開孔内。 其中’該基座係由銅 15 8·如申請專利範圍第7項所述之方法，其中 銅箱片。 該基座是為一 9·如申請專利範圍第1項所述 _來被移去。 以’其中，該基座係藉著 10 ·如申請專利範圍第1項所述 由焊錫或金形成。 中，該等凸塊係 】】·如申請專利範圍第9項所述 焊錫形成。 万法，其中，該等凸塊係由 請專·圍第i項所 薄膜係由鎳或始形成。 彳法’其中’該障壁金屬 20 200405486 13.如申請專利範圍第1項所述之方法，其中，在充填於每 一個凹處中之凸塊用之材料之表面上的障壁層係由鎳形 成。 19
TW092124890A 2002-09-17 2003-09-09 Method for producing wiring substrate TWI286359B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002269962A JP3990962B2 (ja) 2002-09-17 2002-09-17 配線基板の製造方法

Publications (2)

Publication Number Publication Date
TW200405486A true TW200405486A (en) 2004-04-01
TWI286359B TWI286359B (en) 2007-09-01

Family

ID=32024825

Family Applications (1)

Application Number Title Priority Date Filing Date
TW092124890A TWI286359B (en) 2002-09-17 2003-09-09 Method for producing wiring substrate

Country Status (5)

Country Link
US (1) US7093356B2 (zh)
JP (1) JP3990962B2 (zh)
KR (1) KR101005504B1 (zh)
CN (1) CN100435299C (zh)
TW (1) TWI286359B (zh)

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005347623A (ja) * 2004-06-04 2005-12-15 Seiko Epson Corp 半導体装置の製造方法
JP2006019361A (ja) * 2004-06-30 2006-01-19 Sanyo Electric Co Ltd 回路装置およびその製造方法
EP1951012B1 (en) * 2004-07-23 2011-07-20 Shinko Electric Industries Co., Ltd. Method of manufacturing a wiring board including electroplating
CN1791311B (zh) * 2004-12-01 2012-02-22 新光电气工业株式会社 制造电路基板的方法和制造电子部件封装结构的方法
US7456493B2 (en) * 2005-04-15 2008-11-25 Alps Electric Co., Ltd. Structure for mounting semiconductor part in which bump and land portion are hardly detached from each other and method of manufacturing mounting substrate used therein
JP4146864B2 (ja) 2005-05-31 2008-09-10 新光電気工業株式会社 配線基板及びその製造方法、並びに半導体装置及び半導体装置の製造方法
JP2007073748A (ja) * 2005-09-07 2007-03-22 Alps Electric Co Ltd 半導体部品の実装構造、及びそれに使用される実装基板の製造方法
JP2007173727A (ja) * 2005-12-26 2007-07-05 Shinko Electric Ind Co Ltd 配線基板の製造方法
US7353591B2 (en) * 2006-04-18 2008-04-08 Kinsus Interconnect Technology Corp. Method of manufacturing coreless substrate
KR100752672B1 (ko) * 2006-09-06 2007-08-29 삼성전자주식회사 신뢰성 있는 범프 접속 구조를 갖는 인쇄 회로 기판 및 그제조방법, 및 이를 이용한 반도체 패키지
US20080131996A1 (en) * 2006-12-05 2008-06-05 Gene Wu Reverse build-up process for fine bump pitch approach
US7858521B2 (en) * 2006-12-21 2010-12-28 Palo Alto Research Center Incorporated Fabrication for electroplating thick metal pads
JP4881211B2 (ja) * 2007-04-13 2012-02-22 新光電気工業株式会社 配線基板の製造方法及び半導体装置の製造方法及び配線基板
JP5032187B2 (ja) * 2007-04-17 2012-09-26 新光電気工業株式会社 配線基板の製造方法及び半導体装置の製造方法及び配線基板
JP5101169B2 (ja) * 2007-05-30 2012-12-19 新光電気工業株式会社 配線基板とその製造方法
TWI375999B (en) * 2007-06-07 2012-11-01 Advanced Semiconductor Eng Substrate with bumps process and structure
JP4213191B1 (ja) * 2007-09-06 2009-01-21 新光電気工業株式会社 配線基板の製造方法
US8555494B2 (en) * 2007-10-01 2013-10-15 Intel Corporation Method of manufacturing coreless substrate
US9049807B2 (en) * 2008-06-24 2015-06-02 Intel Corporation Processes of making pad-less interconnect for electrical coreless substrate
KR20100007514A (ko) * 2008-07-14 2010-01-22 삼성전자주식회사 배선 기판의 제조 방법, 테이프 패키지의 제조 방법 및표시 장치의 제조 방법
KR101006619B1 (ko) * 2008-10-20 2011-01-07 삼성전기주식회사 라운드형 솔더범프를 갖는 인쇄회로기판 및 그 제조방법
US8461036B2 (en) * 2009-12-22 2013-06-11 Intel Corporation Multiple surface finishes for microelectronic package substrates
US8067266B2 (en) * 2009-12-23 2011-11-29 Intel Corporation Methods for the fabrication of microelectronic device substrates by attaching two cores together during fabrication
JP5502624B2 (ja) * 2010-07-08 2014-05-28 新光電気工業株式会社 配線基板の製造方法及び配線基板
JP5590223B2 (ja) * 2011-03-25 2014-09-17 株式会社村田製作所 セラミック多層基板
CN103066049B (zh) * 2011-10-24 2015-09-02 联致科技股份有限公司 封装基板及其制法
TWI544599B (zh) * 2012-10-30 2016-08-01 矽品精密工業股份有限公司 封裝結構之製法
US8802504B1 (en) 2013-03-14 2014-08-12 Taiwan Semiconductor Manufacturing Company, Ltd. 3D packages and methods for forming the same
US9299649B2 (en) 2013-02-08 2016-03-29 Taiwan Semiconductor Manufacturing Company, Ltd. 3D packages and methods for forming the same
US9564398B2 (en) 2013-03-12 2017-02-07 Taiwan Semiconductor Manufacturing Co., Ltd. Chemical direct pattern plating interconnect metallization and metal structure produced by the same
CN104754853B (zh) * 2013-12-30 2017-11-24 鹏鼎控股(深圳)股份有限公司 具有收音孔的电路板及其制作方法
JP6107799B2 (ja) 2014-12-03 2017-04-05 トヨタ自動車株式会社 表面処理方法および表面処理装置
CN105097571B (zh) * 2015-06-11 2018-05-01 合肥矽迈微电子科技有限公司 芯片封装方法及封装组件
US20200066626A1 (en) * 2018-08-21 2020-02-27 Intel Corporation Pocket structures, materials, and methods for integrated circuit package supports
TWI693872B (zh) 2018-10-29 2020-05-11 欣興電子股份有限公司 電路板製造方法
CN111148373B (zh) * 2018-11-06 2021-06-29 欣兴电子股份有限公司 电路板制造方法
US11637060B2 (en) 2019-07-18 2023-04-25 Unimicron Technology Corp. Wiring board and method of manufacturing the same
CN115379640A (zh) * 2021-05-17 2022-11-22 鹏鼎控股(深圳)股份有限公司 电路板及其制作方法
EP4105627A1 (en) * 2021-06-18 2022-12-21 ABB Schweiz AG A sensor device for determining differential pressure in liquid or gaseous media
KR20230096382A (ko) * 2021-12-23 2023-06-30 삼성전기주식회사 인쇄회로기판 제조 방법
CN114950903B (zh) * 2022-06-23 2023-04-28 石狮市广恒新能源科技有限公司 静电粉末喷涂工艺

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4125441A (en) * 1978-01-30 1978-11-14 General Dynamics Corporation Isolated bump circuitry on tape utilizing electroforming
US5245751A (en) * 1990-04-27 1993-09-21 Circuit Components, Incorporated Array connector
US5072520A (en) * 1990-10-23 1991-12-17 Rogers Corporation Method of manufacturing an interconnect device having coplanar contact bumps
JPH04196392A (ja) * 1990-11-28 1992-07-16 Hitachi Ltd 薄膜配線回路用はんだ付け電極
US5326412A (en) * 1992-12-22 1994-07-05 Hughes Aircraft Company Method for electrodepositing corrosion barrier on isolated circuitry
JPH08236654A (ja) * 1995-02-23 1996-09-13 Matsushita Electric Ind Co Ltd チップキャリアとその製造方法
US5738530A (en) * 1996-05-28 1998-04-14 Packard Hughes Interconnect Company Contact pad having metallically anchored elastomeric electrical contacts
US6882030B2 (en) * 1996-10-29 2005-04-19 Tru-Si Technologies, Inc. Integrated circuit structures with a conductor formed in a through hole in a semiconductor substrate and protruding from a surface of the substrate
US5762845A (en) * 1996-11-19 1998-06-09 Packard Hughes Interconnect Company Method of making circuit with conductive and non-conductive raised features
US6005198A (en) * 1997-10-07 1999-12-21 Dimensional Circuits Corporation Wiring board constructions and methods of making same
US6166333A (en) * 1998-01-14 2000-12-26 Packard Hughes Interconnect Company Bumps with plural under-bump dielectric layers
US6281446B1 (en) * 1998-02-16 2001-08-28 Matsushita Electric Industrial Co., Ltd. Multi-layered circuit board and method of manufacturing the same
JP2000077477A (ja) 1998-09-02 2000-03-14 Shinko Electric Ind Co Ltd 半導体装置及びその製造方法並びにこれに用いる金属基板
JP3635219B2 (ja) 1999-03-11 2005-04-06 新光電気工業株式会社 半導体装置用多層基板及びその製造方法
US6782610B1 (en) * 1999-05-21 2004-08-31 North Corporation Method for fabricating a wiring substrate by electroplating a wiring film on a metal base
JP3949849B2 (ja) * 1999-07-19 2007-07-25 日東電工株式会社 チップサイズパッケージ用インターポーザーの製造方法およびチップサイズパッケージ用インターポーザー
JP2001185570A (ja) 1999-10-15 2001-07-06 Nec Corp バンプ形成方法
JP3227444B2 (ja) * 1999-11-10 2001-11-12 ソニーケミカル株式会社 多層構造のフレキシブル配線板とその製造方法
US6406991B2 (en) * 1999-12-27 2002-06-18 Hoya Corporation Method of manufacturing a contact element and a multi-layered wiring substrate, and wafer batch contact board
JP3498732B2 (ja) * 2000-06-30 2004-02-16 日本電気株式会社 半導体パッケージ基板及び半導体装置
US6841862B2 (en) 2000-06-30 2005-01-11 Nec Corporation Semiconductor package board using a metal base
JP3615727B2 (ja) * 2001-10-31 2005-02-02 新光電気工業株式会社 半導体装置用パッケージ

Also Published As

Publication number Publication date
CN1491076A (zh) 2004-04-21
JP2004111520A (ja) 2004-04-08
TWI286359B (en) 2007-09-01
US20040060174A1 (en) 2004-04-01
US7093356B2 (en) 2006-08-22
KR20040025592A (ko) 2004-03-24
JP3990962B2 (ja) 2007-10-17
CN100435299C (zh) 2008-11-19
KR101005504B1 (ko) 2011-01-04

Similar Documents

Publication Publication Date Title
TW200405486A (en) Method for producing wiring substrate
TW535462B (en) Electric circuit device and method for making the same
TWI334747B (en) Circuit board structure having embedded electronic components
TW588577B (en) Circuit wiring board, and method for making semiconductor device and circuit wiring board
US7670962B2 (en) Substrate having stiffener fabrication method
US7935891B2 (en) Wiring board manufacturing method
TW201018347A (en) Wiring board capable of having built-in functional element and method for manufacturing the same
TWI304719B (en) Circuit board structure having embedded compacitor and fabrication method thereof
TW200301493A (en) Semiconductor device package and method of production and semiconductor device of same
JP2001127240A (ja) 半導体装置の製造方法
JP3502800B2 (ja) 半導体装置の製造方法
JP2001196381A (ja) 半導体装置、半導体上の回路形成に用いる金属積層板、および回路形成方法
TW201110267A (en) An electronic device package and method of manufacture
KR102069659B1 (ko) 반도체 패키지 기판 제조방법 및 이를 이용하여 제조된 반도체 패키지 기판
JP4759981B2 (ja) 電子部品内蔵モジュールの製造方法
TWI317610B (en) Method of forming conductor wiring pattern
JP2004119730A (ja) 回路装置の製造方法
US11961743B2 (en) Substrate manufacturing method for realizing three-dimensional packaging
JP2006041122A (ja) 電子部品内蔵要素、電子装置及びそれらの製造方法
KR102141102B1 (ko) 반도체 패키지 기판 제조방법 및 이를 이용하여 제조된 반도체 패키지 기판
TW201714504A (zh) 晶片封裝基板及其製作方法
CN108550531A (zh) 封装基板的制造方法
US20240203935A1 (en) Method of embedding a bare die in a carrier laminate
TW200926377A (en) Aluminum oxide-based substrate and method for manufacturing the same
JP2004363169A (ja) 半導体装置実装用テープ基板の製造方法

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees