SG11201607286TA - Method for manufacturing bonded wafer - Google Patents
Method for manufacturing bonded waferInfo
- Publication number
- SG11201607286TA SG11201607286TA SG11201607286TA SG11201607286TA SG11201607286TA SG 11201607286T A SG11201607286T A SG 11201607286TA SG 11201607286T A SG11201607286T A SG 11201607286TA SG 11201607286T A SG11201607286T A SG 11201607286TA SG 11201607286T A SG11201607286T A SG 11201607286TA
- Authority
- SG
- Singapore
- Prior art keywords
- bonded wafer
- manufacturing bonded
- manufacturing
- wafer
- bonded
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/185—Joining of semiconductor bodies for junction formation
- H01L21/187—Joining of semiconductor bodies for junction formation by direct bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02043—Cleaning before device manufacture, i.e. Begin-Of-Line process
- H01L21/02052—Wet cleaning only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26533—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically inactive species in silicon to make buried insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
- H01L21/3247—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering for altering the shape, e.g. smoothing the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
- H01L21/02233—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
- H01L21/02236—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
- H01L21/02238—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor silicon in uncombined form, i.e. pure silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/02255—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by thermal treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014054427A JP6036732B2 (ja) | 2014-03-18 | 2014-03-18 | 貼り合わせウェーハの製造方法 |
PCT/JP2015/000635 WO2015141121A1 (ja) | 2014-03-18 | 2015-02-12 | 貼り合わせウェーハの製造方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
SG11201607286TA true SG11201607286TA (en) | 2016-10-28 |
Family
ID=54144113
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG11201607286TA SG11201607286TA (en) | 2014-03-18 | 2015-02-12 | Method for manufacturing bonded wafer |
Country Status (8)
Country | Link |
---|---|
US (1) | US9773694B2 (ko) |
EP (1) | EP3104395B1 (ko) |
JP (1) | JP6036732B2 (ko) |
KR (1) | KR102361311B1 (ko) |
CN (1) | CN106062924B (ko) |
SG (1) | SG11201607286TA (ko) |
TW (1) | TWI604502B (ko) |
WO (1) | WO2015141121A1 (ko) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR3051968B1 (fr) | 2016-05-25 | 2018-06-01 | Soitec | Procede de fabrication d'un substrat semi-conducteur a haute resistivite |
US20180019169A1 (en) * | 2016-07-12 | 2018-01-18 | QMAT, Inc. | Backing substrate stabilizing donor substrate for implant or reclamation |
JP6531743B2 (ja) * | 2016-09-27 | 2019-06-19 | 信越半導体株式会社 | 貼り合わせsoiウェーハの製造方法 |
JP6686962B2 (ja) * | 2017-04-25 | 2020-04-22 | 信越半導体株式会社 | 貼り合わせウェーハの製造方法 |
JP6760245B2 (ja) * | 2017-11-06 | 2020-09-23 | 信越半導体株式会社 | 薄膜soi層を有するsoiウェーハの製造方法 |
JP7088125B2 (ja) * | 2019-05-14 | 2022-06-21 | 信越半導体株式会社 | 被覆物の厚さ測定方法及び研削方法 |
JP7251419B2 (ja) * | 2019-09-11 | 2023-04-04 | 信越半導体株式会社 | 貼り合わせsoiウェーハの製造方法 |
JP2021166267A (ja) * | 2020-04-08 | 2021-10-14 | 信越半導体株式会社 | 貼り合わせsoiウェーハの製造方法 |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2681472B1 (fr) | 1991-09-18 | 1993-10-29 | Commissariat Energie Atomique | Procede de fabrication de films minces de materiau semiconducteur. |
JPH11307472A (ja) * | 1998-04-23 | 1999-11-05 | Shin Etsu Handotai Co Ltd | 水素イオン剥離法によってsoiウエーハを製造する方法およびこの方法で製造されたsoiウエーハ |
JP2000124092A (ja) * | 1998-10-16 | 2000-04-28 | Shin Etsu Handotai Co Ltd | 水素イオン注入剥離法によってsoiウエーハを製造する方法およびこの方法で製造されたsoiウエーハ |
US6884696B2 (en) * | 2001-07-17 | 2005-04-26 | Shin-Etsu Handotai Co., Ltd. | Method for producing bonding wafer |
JP4509488B2 (ja) * | 2003-04-02 | 2010-07-21 | 株式会社Sumco | 貼り合わせ基板の製造方法 |
CN100437912C (zh) * | 2003-08-25 | 2008-11-26 | 松下电器产业株式会社 | 杂质导入层的形成方法和器件的制造方法 |
WO2005024925A1 (ja) * | 2003-09-05 | 2005-03-17 | Sumco Corporation | Soiウェーハの作製方法 |
EP1710836A4 (en) * | 2004-01-30 | 2010-08-18 | Sumco Corp | METHOD FOR PRODUCING AN SOI WATER |
KR101440930B1 (ko) * | 2007-04-20 | 2014-09-15 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Soi 기판의 제작방법 |
JP5245380B2 (ja) | 2007-06-21 | 2013-07-24 | 信越半導体株式会社 | Soiウェーハの製造方法 |
JP5135935B2 (ja) | 2007-07-27 | 2013-02-06 | 信越半導体株式会社 | 貼り合わせウエーハの製造方法 |
FR2944645B1 (fr) * | 2009-04-21 | 2011-09-16 | Soitec Silicon On Insulator | Procede d'amincissement d'un substrat silicium sur isolant |
FR2957716B1 (fr) * | 2010-03-18 | 2012-10-05 | Soitec Silicon On Insulator | Procede de finition d'un substrat de type semi-conducteur sur isolant |
JP5703920B2 (ja) | 2011-04-13 | 2015-04-22 | 信越半導体株式会社 | 貼り合わせウェーハの製造方法 |
JP5927894B2 (ja) * | 2011-12-15 | 2016-06-01 | 信越半導体株式会社 | Soiウェーハの製造方法 |
JP2013143407A (ja) | 2012-01-06 | 2013-07-22 | Shin Etsu Handotai Co Ltd | 貼り合わせsoiウェーハの製造方法 |
JP5991284B2 (ja) * | 2013-08-23 | 2016-09-14 | 信越半導体株式会社 | シリコンウェーハの熱処理方法 |
-
2014
- 2014-03-18 JP JP2014054427A patent/JP6036732B2/ja active Active
-
2015
- 2015-02-12 WO PCT/JP2015/000635 patent/WO2015141121A1/ja active Application Filing
- 2015-02-12 US US15/120,905 patent/US9773694B2/en active Active
- 2015-02-12 EP EP15764527.6A patent/EP3104395B1/en active Active
- 2015-02-12 KR KR1020167024282A patent/KR102361311B1/ko active IP Right Grant
- 2015-02-12 CN CN201580011892.8A patent/CN106062924B/zh active Active
- 2015-02-12 SG SG11201607286TA patent/SG11201607286TA/en unknown
- 2015-02-25 TW TW104105976A patent/TWI604502B/zh active
Also Published As
Publication number | Publication date |
---|---|
EP3104395A4 (en) | 2017-10-04 |
CN106062924A (zh) | 2016-10-26 |
JP2015177150A (ja) | 2015-10-05 |
TWI604502B (zh) | 2017-11-01 |
EP3104395A1 (en) | 2016-12-14 |
WO2015141121A1 (ja) | 2015-09-24 |
US9773694B2 (en) | 2017-09-26 |
CN106062924B (zh) | 2019-02-15 |
TW201546875A (zh) | 2015-12-16 |
KR20160134661A (ko) | 2016-11-23 |
JP6036732B2 (ja) | 2016-11-30 |
EP3104395B1 (en) | 2020-09-09 |
US20160365273A1 (en) | 2016-12-15 |
KR102361311B1 (ko) | 2022-02-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SG10201509454YA (en) | Wafer producing method | |
SG10201509475VA (en) | Wafer producing method | |
SG10201600555UA (en) | Wafer producing method | |
SG10201510273SA (en) | Wafer producing method | |
SG10201600552YA (en) | Wafer producing method | |
SG10201510271QA (en) | Wafer producing method | |
SG11201608562RA (en) | Method for manufacturing a bonded soi wafer | |
SG11201608563SA (en) | Method for manufacturing a bonded soi wafer and bonded soi wafer | |
SG10201509471YA (en) | Wafer producing method | |
TWI800057B (zh) | 半導體裝置的製造方法 | |
GB201406527D0 (en) | Bonding method | |
SG11201801408YA (en) | Method for producing bonded soi wafer | |
SG11201607286TA (en) | Method for manufacturing bonded wafer | |
EP3156165A4 (en) | Bonding state inspection method | |
SG10201509458RA (en) | Wafer producing method | |
SG11201606965QA (en) | Method for manufacturing bonded soi wafer | |
HK1211743A1 (en) | Wafer-level bonding method for camera fabrication | |
HUE037053T2 (hu) | Eljárás izocianátok elõállítására | |
GB201416223D0 (en) | Manufacturing method | |
HK1254829B (zh) | 元件製造方法 | |
SG11201709392SA (en) | Method for manufacturing bonded soi wafer | |
SG11201603148VA (en) | Method for bonding substrates | |
GB201415119D0 (en) | Method for fabricating a semiconductor structure | |
SG11201701629WA (en) | Method for manufacturing an soi wafer | |
SG11201610966WA (en) | A method for low temperature bonding of wafers |