PL108086B1 - Method and apparatus for bringing fibonacci p-codesposob i urzadzenie do sprowadzania p-kodu fibonac to minimum ci'ego do postaci minimalnej - Google Patents

Method and apparatus for bringing fibonacci p-codesposob i urzadzenie do sprowadzania p-kodu fibonac to minimum ci'ego do postaci minimalnej Download PDF

Info

Publication number
PL108086B1
PL108086B1 PL1977199745A PL19974577A PL108086B1 PL 108086 B1 PL108086 B1 PL 108086B1 PL 1977199745 A PL1977199745 A PL 1977199745A PL 19974577 A PL19974577 A PL 19974577A PL 108086 B1 PL108086 B1 PL 108086B1
Authority
PL
Poland
Prior art keywords
input
output
block
inputs
information
Prior art date
Application number
PL1977199745A
Other languages
English (en)
Polish (pl)
Other versions
PL199745A1 (pl
Inventor
Aleksej P Stachov
Jurij M Visnjakov
Vladimir A Luzeckij
Aleksander V Ovodenko
Nikolaj A Soljanicenko
Aleksander V Fomicev
Original Assignee
Taganrogsky Radiotekhnichesky
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taganrogsky Radiotekhnichesky filed Critical Taganrogsky Radiotekhnichesky
Publication of PL199745A1 publication Critical patent/PL199745A1/xx
Publication of PL108086B1 publication Critical patent/PL108086B1/pl

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers

Landscapes

  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Mathematical Analysis (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Complex Calculations (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Logic Circuits (AREA)
  • Detection And Correction Of Errors (AREA)
PL1977199745A 1976-07-19 1977-07-19 Method and apparatus for bringing fibonacci p-codesposob i urzadzenie do sprowadzania p-kodu fibonac to minimum ci'ego do postaci minimalnej PL108086B1 (pl)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SU762386002A SU662926A1 (ru) 1976-07-19 1976-07-19 Генератор последовательности обобщенных чисел фибоначчи с произвольными начальными услови ми

Publications (2)

Publication Number Publication Date
PL199745A1 PL199745A1 (pl) 1978-04-24
PL108086B1 true PL108086B1 (pl) 1980-03-31

Family

ID=20670506

Family Applications (1)

Application Number Title Priority Date Filing Date
PL1977199745A PL108086B1 (pl) 1976-07-19 1977-07-19 Method and apparatus for bringing fibonacci p-codesposob i urzadzenie do sprowadzania p-kodu fibonac to minimum ci'ego do postaci minimalnej

Country Status (9)

Country Link
US (1) US4187500A (enExample)
JP (1) JPS5333549A (enExample)
CA (1) CA1134510A (enExample)
DD (1) DD150514A1 (enExample)
DE (1) DE2732008C3 (enExample)
FR (1) FR2359460A1 (enExample)
GB (1) GB1543302A (enExample)
PL (1) PL108086B1 (enExample)
SU (7) SU662932A1 (enExample)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2842672C2 (de) * 1978-09-29 1984-12-13 Vinnickij politechničeskij institut, Vinnica Digital-Analog-Umsetzer
DE2848911C2 (de) * 1978-11-10 1987-04-02 Vinnickij politechničeskij institut, Vinnica Digital/Analog-Wandler für gewichtete digitale Kodes
DE2921053C2 (de) * 1979-05-23 1985-10-17 Vinnickij politechničeskij institut, Vinnica Einrichtung zur Reduktion von n-stelligen Codes mit Irrationsbasis auf die Minimalform
GB2050011B (en) * 1979-05-25 1984-02-08 Vinnitsky Politekhn Inst Devices for reducing irrational base codes to minimal form
US4290051A (en) * 1979-07-30 1981-09-15 Stakhov Alexei P Device for reducing irrational-base codes to minimal form
WO1981003590A1 (en) * 1980-05-30 1981-12-10 Vinnitsky Politekhn Inst Converter of p-codes into analog values
GB2091507B (en) * 1980-06-26 1983-11-30 Vinnitsky Politekhn I Analog-to-digital converter
US4818969A (en) * 1984-08-09 1989-04-04 Kronos, Inc. Method of fixed-length binary encoding and decoding and apparatus for same
CN1110903C (zh) * 1995-02-03 2003-06-04 皇家菲利浦电子有限公司 编码装置和译码装置
ITRM20000347A1 (it) * 2000-06-26 2001-12-26 Salpiani Giampietro Metodo di rappresentazione numerica.
US6788224B2 (en) * 2000-06-26 2004-09-07 Atop Innovations S.P.A. Method for numeric compression and decompression of binary data
US6691283B1 (en) * 2001-12-12 2004-02-10 Lsi Logic Corporation Optimization of comparator architecture
CN101499001B (zh) * 2009-03-13 2010-09-29 天津工程师范学院 一种除数是127×2n的快速除法器

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4032979A (en) * 1972-12-26 1977-06-28 Digital Development Corporation Method and system for encoding and decoding digital data

Also Published As

Publication number Publication date
DD150514A1 (de) 1981-09-02
SU662930A1 (ru) 1979-05-15
GB1543302A (en) 1979-04-04
FR2359460B1 (enExample) 1983-05-20
DE2732008B2 (de) 1981-07-09
DE2732008C3 (de) 1982-03-04
SU662926A1 (ru) 1979-05-15
JPS5333549A (en) 1978-03-29
CA1134510A (en) 1982-10-26
SU662931A1 (ru) 1979-05-15
SU662941A1 (ru) 1979-05-15
DE2732008A1 (de) 1978-02-02
PL199745A1 (pl) 1978-04-24
JPS5711459B2 (enExample) 1982-03-04
FR2359460A1 (fr) 1978-02-17
US4187500A (en) 1980-02-05
SU662934A1 (ru) 1979-05-15
SU662933A1 (ru) 1979-05-15
SU662932A1 (ru) 1979-05-15

Similar Documents

Publication Publication Date Title
PL108086B1 (pl) Method and apparatus for bringing fibonacci p-codesposob i urzadzenie do sprowadzania p-kodu fibonac to minimum ci'ego do postaci minimalnej
US3098994A (en) Self checking digital computer system
US5957996A (en) Digital data comparator and microprocessor
EP2180434A1 (en) Electronic system for emulating the chain of the dna structure of a chromosome
WO1996009586A1 (en) Digital arithmetic circuit
US7296048B2 (en) Semiconductor circuit for arithmetic processing and arithmetic processing method
US3290511A (en) High speed asynchronous computer
CN115879556A (zh) 量子模数运算方法、装置、介质及模数算术组件
Toffoli Integration of the phase-difference relations in asynchronous sequential networks
US3302008A (en) Multiplication device
Wey Concurrent error detection in array dividers by alternating input data
US3746849A (en) Cordic digital calculating apparatus
US3728687A (en) Vector compare computing system
SU1164696A1 (ru) Вычислительное устройство
SU662939A1 (ru) Устройство дл умножени
US3022949A (en) Difunction computing elements
SU1425657A1 (ru) Устройство дл делени
RU1777154C (ru) Устройство дл матричных операций
SU696452A1 (ru) Последовательный сумматор
SU1249551A1 (ru) Устройство дл делени
SU920716A2 (ru) Устройство дл вычислени элементарных функций
SU1735844A1 (ru) Устройство дл делени чисел
SU1295414A1 (ru) Вычислительное устройство дл цифровой обработки сигналов
SU1180884A1 (ru) Устройство дл вычислени функции
US3240922A (en) Serial digital electronic computer