KR960040102A - 금속기재 다층 회로 기판 및 그 제조 방법과 이를 구비하는 반도체 모듈 - Google Patents

금속기재 다층 회로 기판 및 그 제조 방법과 이를 구비하는 반도체 모듈 Download PDF

Info

Publication number
KR960040102A
KR960040102A KR1019960010843A KR19960010843A KR960040102A KR 960040102 A KR960040102 A KR 960040102A KR 1019960010843 A KR1019960010843 A KR 1019960010843A KR 19960010843 A KR19960010843 A KR 19960010843A KR 960040102 A KR960040102 A KR 960040102A
Authority
KR
South Korea
Prior art keywords
metal
circuit board
insulating adhesive
based multilayer
adhesive layer
Prior art date
Application number
KR1019960010843A
Other languages
English (en)
Other versions
KR100382631B1 (ko
Inventor
도시끼 사이또
나오미 요네무라
도모히로 미야꼬시
마꼬또 후꾸다
Original Assignee
야노 쓰네오
덴끼가가꾸고오교 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP8700195A external-priority patent/JPH08148781A/ja
Priority claimed from JP8700295A external-priority patent/JP3199599B2/ja
Priority claimed from JP8804595A external-priority patent/JP3282776B2/ja
Application filed by 야노 쓰네오, 덴끼가가꾸고오교 가부시끼가이샤 filed Critical 야노 쓰네오
Publication of KR960040102A publication Critical patent/KR960040102A/ko
Application granted granted Critical
Publication of KR100382631B1 publication Critical patent/KR100382631B1/ko

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0201Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203Cooling of mounted components
    • H05K1/021Components thermally connected to metal substrates or heat-sinks by insert mounting
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/14Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/142Metallic substrates having insulating layers
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0201Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203Cooling of mounted components
    • H05K1/0209External configuration of printed circuit board adapted for heat dissipation, e.g. lay-out of conductors, coatings
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/05Insulated conductive substrates, e.g. insulated metal substrate
    • H05K1/056Insulated conductive substrates, e.g. insulated metal substrate the metal substrate being covered by an organic insulating layer
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0058Laminating printed circuit boards onto other substrates, e.g. metallic substrates
    • H05K3/0061Laminating printed circuit boards onto other substrates, e.g. metallic substrates onto a metallic substrate, e.g. a heat sink
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13091Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3025Electromagnetic shielding
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/182Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/182Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • H05K1/183Components mounted in and supported by recessed areas of the printed circuit board
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/02Fillers; Particles; Fibers; Reinforcement materials
    • H05K2201/0203Fillers and particles
    • H05K2201/0206Materials
    • H05K2201/0209Inorganic, non-metallic particles
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/09654Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/09781Dummy conductors, i.e. not used for normal transport of current; Dummy electrodes of components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/10166Transistor
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/303Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
    • H05K3/305Affixing by adhesive
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4644Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4652Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Insulated Metal Substrates For Printed Circuits (AREA)
  • Laminated Bodies (AREA)

Abstract

금속판과, 하나 이상의 금속 산화물 및/또는 하나 이상의 금속 질화물을 함유하는 제 1절연성 접착층에 의하여 상기 금속판상에 결합되는 회로 기판으로 이루어지는 금속기재 다층 회로 기판이 제공되었다.

Description

금속기재 다층 회로 기판 및 그 제조 방법과 이를 구비하는 반도체 모듈
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제 1도는 본 발명의 금속기재 (metal-base) 다층 회로 기판의 한 실시예를 설명하는 단면도, 제 6도는 본 발명의 금속기재 다층 회로 기판으로 사용된 금속기재 회로 기판을 설명하는 단면도.

Claims (16)

  1. 금속판과, 하나 이상의 금속 산화물 및/또는 하나 이상의 금속 질화물을 함유하는 제 1절연성 접착층에 의하여 상기 금속판상에 결합되는 회로 기판으로 이루어지는 금속기재 다층 회로 기판.
  2. 제 1항에 있어서, 상기 제 1절연성 접착층의 열 전도성은 35×10-4cal/㎝·sec·℃ 내지 150×10-4cal/㎝·sec·℃이며, 두께는 20㎛ 내지 200㎛인 것을 특징으로 하는 금속기재 다층 회로 기판.
  3. 제 1항에 있어서, 상기 금속 산화물은 알루미늄 산화물 또는 규소 산화물이며, 상기 금속 질화물은 보론질화물인 것을 특징으로 하는 금속기재 다층 회로 기판.
  4. 제 1항에 있어서, 상기 제 1회로 기판상에서 상기 제 1절연층 접착층과 마주대하는 상기 제 1회로 도체층의 표면 거칠기 (Rz)는 0.1㎛ 내지 10㎛인 것을 특징으로 하는 금속기재 다층 회로 기판.
  5. 제 4항에 있어서, 상기 회로 기판상의 상기 제 1회로 도체층에는 상기 제 1절연성 접착층과 마주대하는 도금된 구리층이 제공됨을 특징으로 하는 금속기재 다층 회로 기판.
  6. 제 5항에 있어서, 상기 도금된 구리층은 최소한 니켈 또는 코발트중의 하나를 포함함을 특징으로 하는 금속기재 다층 회로 기판.
  7. 제 1항에 있어서, 상기 회로 기판은, 하나 이상의 금속 산화물 및/또는 하나 이상의 금속 질화물을 함유하는 제 2절연성 접착층에 의하여 결합되는 두개 이상의 회로 도체층을 구비함을 특징으로 하는 금속기재 다층 회로 기판.
  8. 제 7항에 있어서, 상기 제 2절연성 접착층의 열 전도성은 35×104cal/㎝·sec·℃ 내지 150×10-4cal/㎝·sec·℃이며, 두께는 40㎛ 내지 200㎛인 것을 특징으로 하는 금속기재 다층 회로 기판.
  9. 제 1항에 있어서, 열 전도성이 높은 전도성 접착제를 사용하여 상기 제 1절연성 접착층상에 열 방출 전자장치를 장착함을 특징으로 하는 금속기재 다층 회로 기판.
  10. 제 9항에 있어서, 상기 제 1절연성 접착층과 상기 열 전도성이 높은 전도성 접착제 사이에 금속층이 제공됨을 특징으로 하는 금속기재 다층 회로 기판.
  11. 금속판과, 제 1절연성 접착층에 의하여 상기 금속판상에 형성된 제 1회로 도체층을 구비하는 금속기재 회로 기판의 상기 제 1회로 도체층상에 제 2절연성 접착층에 의하여 제 2회로 도체층을 형성하는 단계 (1)과, 상기 제 2회로 도체층과 상기 제 1회로 도체층을 전기적으로 연결시키는 관통홀을 형성시키는 단계 (2)와, 상기 제 2회로 도체층에 회로를 형성하는 단계 (3)으로 이루어지는, 청구항 1에 기재된 금속기재 다층 회로 기판의 제조방법.
  12. 제 11항에 있어서, 상기 제 1절연성 접착층은 단계 (2)전에 열경화되는 것을 특징으로 하는 금속기재 다층 회로 기판 제조 방법.
  13. 제 11항에 있어서, 상기 관통홀을 형성하기 위한 단계 (2)에서, 상기 제 2회로 도체층의 소정 부분을 에칭하여 제거함으로서 홀을 형성하고, 상기 홀을 통과하도록 레이저 빔을 조사하여 상기 제 2절연성 접착층을 제거함으로서 관통홀을 형성하는 것을 특징으로 하는 금속기재 다층 회로 기판 제조 방법.
  14. 제 11항에 있어서, 상기 제 1회로 도체층의 두께는 5㎛ 내지 150㎛인 것을 특징으로 하는 금속기재 다층 회로 기판 제조 방법.
  15. 청구항 8항에 기재된 금속기재 다층 회로 기판과 상기 회로 기판상에 장착된 반도체 장치를 구비하며, 알루미늄 와이어 또는 금 와이어에 의하여 와이어 본딩된 반도체 모듈.
  16. 제 15항에 있어서, 상기 회로 기판의 제 1절연성 접착층과 마주대하는 상기 제 1회로 도체층은 차폐 패턴으로 사용됨을 특징으로 하는 반도체 모듈.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019960010843A 1995-04-12 1996-04-10 금속기재다층회로기판과이를구비하는반도체모듈 KR100382631B1 (ko)

Applications Claiming Priority (8)

Application Number Priority Date Filing Date Title
JP8700195A JPH08148781A (ja) 1994-09-19 1995-04-12 金属ベース多層回路基板
JP95-87001 1995-04-12
JP8700295A JP3199599B2 (ja) 1995-04-12 1995-04-12 金属ベース多層回路基板
JP95-87002 1995-04-12
JP95-88045 1995-04-13
JP8804595A JP3282776B2 (ja) 1995-04-13 1995-04-13 金属ベース多層回路基板
JP23400195 1995-09-12
JP95-234001 1995-09-12

Publications (2)

Publication Number Publication Date
KR960040102A true KR960040102A (ko) 1996-11-25
KR100382631B1 KR100382631B1 (ko) 2003-08-02

Family

ID=27467321

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960010843A KR100382631B1 (ko) 1995-04-12 1996-04-10 금속기재다층회로기판과이를구비하는반도체모듈

Country Status (3)

Country Link
US (2) US6175084B1 (ko)
EP (1) EP0738007A3 (ko)
KR (1) KR100382631B1 (ko)

Families Citing this family (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100328807B1 (ko) * 1998-05-08 2002-03-14 가네코 히사시 제조비용이 저렴하고 충분한 접착 강도가 수득될 수 있는 수지구조물 및 이의 제조 방법
DE19922176C2 (de) * 1999-05-12 2001-11-15 Osram Opto Semiconductors Gmbh Oberflächenmontierte LED-Mehrfachanordnung und deren Verwendung in einer Beleuchtungseinrichtung
US7214566B1 (en) 2000-06-16 2007-05-08 Micron Technology, Inc. Semiconductor device package and method
JP4756200B2 (ja) * 2000-09-04 2011-08-24 Dowaメタルテック株式会社 金属セラミックス回路基板
SE0003930D0 (sv) 2000-10-27 2000-10-27 Allgon Ab Shielded housing
US7069645B2 (en) * 2001-03-29 2006-07-04 Ngk Insulators, Ltd. Method for producing a circuit board
JP2003008311A (ja) * 2001-06-22 2003-01-10 Mitsubishi Electric Corp バランおよび該バランを有する半導体装置
CN100504146C (zh) * 2001-08-09 2009-06-24 松下电器产业株式会社 Led照明装置和led照明光源
JP2003324214A (ja) * 2002-04-30 2003-11-14 Omron Corp 発光モジュール
US7119437B2 (en) * 2002-12-26 2006-10-10 Yamaha Hatsudoki Kabushiki Kaisha Electronic substrate, power module and motor driver
TW559461U (en) * 2003-01-20 2003-10-21 Power Mate Technology Corp Heat conducting structure for circuit board
US7023084B2 (en) * 2003-03-18 2006-04-04 Sumitomo Metal (Smi) Electronics Devices Inc. Plastic packaging with high heat dissipation and method for the same
TWM240768U (en) * 2003-05-23 2004-08-11 Lite On Technology Corp Shell device with printing circuit unit
JP2005197688A (ja) * 2003-12-29 2005-07-21 Siemens Ag 電子ユニット
CN100356554C (zh) * 2004-03-16 2007-12-19 私立逢甲大学 制作整合性散热基板的方法
US20050221067A1 (en) * 2004-04-01 2005-10-06 Ju-Liang He High-efficiency thermal conductive base board
DE102005031377A1 (de) * 2005-07-05 2007-01-11 Siemens Ag Kunststoffbauteil mit einer oberflächlich aufgebrachten Metallschicht zum in einem thermischen Befestigungsverfahren, insbesondere einem Lötverfahren erfolgenden elektrischen Kontaktieren von elektrischen Bauelementen
TWI270187B (en) * 2005-12-19 2007-01-01 Polytronics Technology Corp Thermal conductive apparatus and manufacturing method thereof
TWI449137B (zh) * 2006-03-23 2014-08-11 Ceramtec Ag 構件或電路用的攜帶體
KR200429400Y1 (ko) * 2006-07-28 2006-10-23 지아 쭁 엔터프라이즈 컴퍼니 리미티드 액정디스플레이의 이극체 기판구조
TWI302372B (en) * 2006-08-30 2008-10-21 Polytronics Technology Corp Heat dissipation substrate for electronic device
US7511961B2 (en) * 2006-10-26 2009-03-31 Infineon Technologies Ag Base plate for a power semiconductor module
KR20080037848A (ko) * 2006-10-27 2008-05-02 삼성전자주식회사 광차단막을 갖는 반도체 레이저 소자의 제조방법
KR20080054924A (ko) * 2006-12-14 2008-06-19 한춘자 금박 접합방법 및 이를 이용한 제품
KR101333355B1 (ko) * 2007-01-30 2013-11-28 덴끼 가가꾸 고교 가부시키가이샤 Led 광원 유닛
TWI343109B (en) * 2007-03-23 2011-06-01 Unimicron Technology Corp Flip-chip substrate using aluminum oxide as its core sunbstrate
US8513534B2 (en) * 2008-03-31 2013-08-20 Hitachi, Ltd. Semiconductor device and bonding material
FR2932644B1 (fr) * 2008-06-16 2015-11-13 Valeo Equip Electr Moteur Dispositif electronique, notamment pour alternateur pour vehicule automobile
JP2010050166A (ja) * 2008-08-19 2010-03-04 Shin Etsu Polymer Co Ltd プリント配線板
JP5171520B2 (ja) * 2008-09-30 2013-03-27 日立オートモティブシステムズ株式会社 電力変換装置
SG161124A1 (en) * 2008-10-29 2010-05-27 Opulent Electronics Internat P Insulated metal substrate and method of forming the same
US20130199771A1 (en) * 2010-04-13 2013-08-08 Ube Industries, Ltd. Heat-dissipating substrate for led
TWI442526B (zh) * 2010-09-17 2014-06-21 Subtron Technology Co Ltd 導熱基板及其製作方法
KR101773045B1 (ko) 2011-01-21 2017-08-30 삼성전자 주식회사 금속 기판 및 그 제조 방법
US9406457B2 (en) 2011-05-19 2016-08-02 Black & Decker Inc. Electronic switching module for a power tool
JP6144003B2 (ja) * 2011-08-29 2017-06-07 富士通株式会社 配線構造及びその製造方法並びに電子装置及びその製造方法
JPWO2013038964A1 (ja) * 2011-09-13 2015-03-26 電気化学工業株式会社 Led発光素子保持基板用クラッド材及びその製造方法
US9520378B2 (en) * 2012-12-21 2016-12-13 Intel Corporation Thermal matched composite die
US9522514B2 (en) 2013-12-19 2016-12-20 Intel Corporation Substrate or panel with releasable core
US9554468B2 (en) * 2013-12-19 2017-01-24 Intel Corporation Panel with releasable core
US9434135B2 (en) 2013-12-19 2016-09-06 Intel Corporation Panel with releasable core
US9554472B2 (en) * 2013-12-19 2017-01-24 Intel Corporation Panel with releasable core
JP6368657B2 (ja) 2015-02-02 2018-08-01 日本発條株式会社 金属ベース回路基板及びその製造方法
KR20180031626A (ko) * 2015-02-03 2018-03-28 셀링크 코포레이션 조합된 열 및 전기 에너지 전달을 위한 시스템 및 방법
TWI611740B (zh) 2015-02-05 2018-01-11 頎邦科技股份有限公司 可撓性基板
WO2018009269A1 (en) * 2016-07-06 2018-01-11 Lumileds Llc Printed circuit board for integrated led driver
US10608501B2 (en) 2017-05-24 2020-03-31 Black & Decker Inc. Variable-speed input unit having segmented pads for a power tool
KR20200092932A (ko) 2017-12-08 2020-08-04 세키스이가가쿠 고교가부시키가이샤 적층체 및 전자 장치
CN109041411B (zh) * 2018-08-31 2020-04-10 江门市江海区荣日电子有限公司 一种单面印制电路板
CN110113881B (zh) * 2019-04-04 2022-02-18 昆山市柳鑫电子有限公司 一种去除氮化铝陶瓷电路板中活性金属焊接层的方法

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB280782A (en) 1927-03-24 1927-11-24 Hoe & Co R Improvements in web feeding mechanisms for printing machines
JPS50112231A (ko) * 1974-02-15 1975-09-03
JPS55133597A (en) * 1979-04-06 1980-10-17 Hitachi Ltd Multilayer circuit board
US4396936A (en) 1980-12-29 1983-08-02 Honeywell Information Systems, Inc. Integrated circuit chip package with improved cooling means
JPS589399A (ja) 1981-07-08 1983-01-19 住友電気工業株式会社 金属芯印刷配線板の製造方法
US4410927A (en) * 1982-01-21 1983-10-18 Olin Corporation Casing for an electrical component having improved strength and heat transfer characteristics
US4767674A (en) 1984-01-27 1988-08-30 Dainichi-Nippon Cables, Ltd. Metal cored board and method for manufacturing same
EP0164564A1 (de) 1984-05-18 1985-12-18 Siemens Aktiengesellschaft Anordnung zur Sacklocherzeugung in einem laminierten Aufbau
US4642160A (en) 1985-08-12 1987-02-10 Interconnect Technology Inc. Multilayer circuit board manufacturing
JPS63170994A (ja) 1986-05-30 1988-07-14 古河電気工業株式会社 多層プリント配線板及びその製造方法
US4775414A (en) * 1986-06-26 1988-10-04 Showa Denko Kabushiki Kaisha Inorganic adhesive
JPH01232795A (ja) * 1988-03-11 1989-09-18 Mitsubishi Cable Ind Ltd 金属ベース基板の製造方法
US5108553A (en) 1989-04-04 1992-04-28 Olin Corporation G-tab manufacturing process and the product produced thereby
JP3006617B2 (ja) * 1989-04-28 2000-02-07 電気化学工業株式会社 回路基板用絶縁接着剤組成物、混成集積回路基板及び混成集積回路
JPH0461193A (ja) * 1990-06-22 1992-02-27 Murata Mfg Co Ltd 金属ベース配線基板の製造方法
JPH04233258A (ja) 1990-07-23 1992-08-21 Internatl Business Mach Corp <Ibm> 超小型電子回路パッケージ
CA2072817A1 (en) 1991-07-02 1993-01-03 Miksa Desorgo Multi-layer circuit board
DE69233801D1 (de) 1991-07-24 2011-02-17 Denki Kagaku Kogyo Kk Verfahren zur Herstellung eines Schaltungssubstrates mit einem montierten Halbleiterelement
TW230290B (ko) 1991-11-15 1994-09-11 Nikko Guruder Foreer Kk
JPH05167212A (ja) * 1991-12-16 1993-07-02 Matsushita Electric Works Ltd 金属ベース基板
US5272375A (en) 1991-12-26 1993-12-21 E. I. Du Pont De Nemours And Company Electronic assembly with optimum heat dissipation
JPH05327169A (ja) 1992-05-22 1993-12-10 Denki Kagaku Kogyo Kk 金属ベース多層回路基板
US5285352A (en) 1992-07-15 1994-02-08 Motorola, Inc. Pad array semiconductor device with thermal conductor and process for making the same
JPH06252285A (ja) 1993-02-24 1994-09-09 Fuji Xerox Co Ltd 回路基板
US5410449A (en) * 1993-05-24 1995-04-25 Delco Electronics Corp. Heatsink conductor solder pad
JP3198796B2 (ja) 1993-06-25 2001-08-13 富士電機株式会社 モールドモジュール
JP2756075B2 (ja) 1993-08-06 1998-05-25 三菱電機株式会社 金属ベース基板およびそれを用いた電子機器
JP3325351B2 (ja) 1993-08-18 2002-09-17 株式会社東芝 半導体装置
US5542175A (en) * 1994-12-20 1996-08-06 International Business Machines Corporation Method of laminating and circuitizing substrates having openings therein

Also Published As

Publication number Publication date
EP0738007A2 (en) 1996-10-16
US6369332B1 (en) 2002-04-09
EP0738007A3 (en) 1998-04-29
US6175084B1 (en) 2001-01-16
KR100382631B1 (ko) 2003-08-02

Similar Documents

Publication Publication Date Title
KR960040102A (ko) 금속기재 다층 회로 기판 및 그 제조 방법과 이를 구비하는 반도체 모듈
US8449339B2 (en) Connector assembly and method of manufacture
US5896271A (en) Integrated circuit with a chip on dot and a heat sink
KR960019670A (ko) 반도체칩 패키지 및 그의 제조 방법
JPH07135376A (ja) 複合プリント回路板とその製造方法
JP3284969B2 (ja) 多層配線基板
US6207354B1 (en) Method of making an organic chip carrier package
JPH0878795A (ja) チップ状部品搭載用プリント基板およびその製造方法
JPH0155591B2 (ko)
JP2019140321A (ja) 電子部品搭載用基板、及び、電子デバイス
JP2504486B2 (ja) 混成集積回路構造
JP2000261152A (ja) プリント配線組立体
JP3862632B2 (ja) 金属ベース多層回路基板とそれを用いた混成集積回路
JP2684893B2 (ja) 混成集積回路装置
JPS6134989A (ja) 電子部品搭載用基板
KR20010057046A (ko) 캐비티를 갖는 패키지 기판
JP2002289998A (ja) 回路基板とその製造方法
JPH0360191B2 (ko)
JPH04133394A (ja) 多層プリント配線板
JPH08316592A (ja) 回路基板及びその製造方法
JPH0414852A (ja) 半導体装置
JPH03255691A (ja) プリント配線板
JPS6317547A (ja) 半導体装置
KR20200096285A (ko) 전력 부품과 회로 캐리어의 금속 층 간의 열 전도성 연결부 형성 방법
JPH08130373A (ja) 電子部品搭載用基板の製造方法

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20120409

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee