KR960019670A - 반도체칩 패키지 및 그의 제조 방법 - Google Patents

반도체칩 패키지 및 그의 제조 방법 Download PDF

Info

Publication number
KR960019670A
KR960019670A KR1019950040204A KR19950040204A KR960019670A KR 960019670 A KR960019670 A KR 960019670A KR 1019950040204 A KR1019950040204 A KR 1019950040204A KR 19950040204 A KR19950040204 A KR 19950040204A KR 960019670 A KR960019670 A KR 960019670A
Authority
KR
South Korea
Prior art keywords
thermally conductive
semiconductor chip
substrate
layer
electrically
Prior art date
Application number
KR1019950040204A
Other languages
English (en)
Other versions
KR100217528B1 (ko
Inventor
와렌 윌슨 제임스
Original Assignee
윌리엄 티. 엘리스
인터내셔널 비지네스 머신즈 코포레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 윌리엄 티. 엘리스, 인터내셔널 비지네스 머신즈 코포레이션 filed Critical 윌리엄 티. 엘리스
Publication of KR960019670A publication Critical patent/KR960019670A/ko
Application granted granted Critical
Publication of KR100217528B1 publication Critical patent/KR100217528B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203—Cooling of mounted components
    • H05K1/0204—Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate
    • H05K1/0206—Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate by printed thermal vias
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367—Cooling facilitated by shape of device
    • H01L23/3677—Wire-like or pin-like cooling fins or heat sinks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203—Cooling of mounted components
    • H05K1/0204—Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/09572—Solder filled plated through-hole in the final product
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227—Other objects, e.g. metallic pieces
    • H05K2201/10416—Metallic blocks or heatsinks completely inserted in a PCB
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/04—Soldering or other types of metallurgic bonding
    • H05K2203/049—Wire bonding
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/28—Applying non-metallic protective coatings
    • H05K3/284—Applying non-metallic protective coatings for encapsulating mounted components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42—Plated through-holes or plated via connections
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49146—Assembling to base an electrical component, e.g., capacitor, etc. with encapsulating, e.g., potting, etc.

Abstract

본 발명은 반도체칩 패키지 및 이를 제조하는 방법에 관한 것으로, 패키지는 마주보는 면상의 열적 및 전기적 도전성 물질(예를 들면, 구리)을 가지는 세라믹 기판을 구비하고, 이들 층은 세라믹내에 제공되는 구멍내에 위치되는 금속 물질에 의해 열적 및 전기적으로 접속된다. 반도체 칩은 이들 층중의 하나상에 장착되고, 일정한 간격을 둔 회로에 전기 접속되는 접속 영역은 바람직한 실시예에서 두 열적 도전층과 동시에 형성된다. 외부 기판(예를 들면, 인쇄배선보드)에 회로를 접속시키는 것은 바람직하게 금속화 스프링 클립을 사용하여 성취된다. 이들 클립은 바람직하게 일정 위치에 납땜된다. 구멍내에 위치되는 바람직한 금속은 땜납이며, 하나의 예는 10 : 90 주석 : 납 땜납이다. 본 발명에서 생산되는 패키지는 칩 및 회로를 보호하기 위하여 상부에 사실상 위치되는 두 분량의 보호 인캡슐런트 물질을 더 포함할 수 있다. 희로에 클립을 접속시키기 위한 바람직한 수단은 와이어 본딩 동작을 사용하는 것이다.

Description

반도체칩 패키지 및 그의 제조 방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1∼8도는 본 발명의 일 실시예에 따르는 반도체칩 패키지를 생산하는 각종 단계를 도시한 도면으로서, 제8도는 하부 기판(예를 들면, 인쇄배선보드)상에 완성되어 장착되어진 본 발명을 부분적으로 도시한 도면.

Claims (27)

  1. 제1 및 제2 마주보는 면과, 상기 제1 및 제2 마주보는 면을 상호접속시키기 위하여 상기 기판을 연장되는 적어도 하나의 구멍을 포함하는 세라믹 기판과; 상기 기판의 상기 제1면상에 위치되는 제1열적 도전층과; 상기 기판의 상기 제2면상에 위치되는 제2열적 도전층과; 열적 접속 방식으로 상기 제1열적 도전층상에 위치되는 반도체칩과; 상기 제1열적 도전층으로부터 사전결정된 거리에 상기 기판의 상기 제1면상에 위치되고, 상기 제1열적 도전층으로부터 전기적으로 절연되는 회로층으로서, 상기 반도체 칩은 상기 회로층에 전기 접속되는 상기 회로층과; 상기 제1 및 제2열적 도전층을 열적으로 접속시키기 위하여 상기 기판의 상기 구멍내에 위치되는 적어도 하나의 열적 도전성 부재로서, 패키지 동작동안 상기 반도체 칩에 의해 발생되는 열은 상기 제1열적 도전층으로부터 상기 열적 도전성 부재를 통하여 상기 제2열적 도전층으로 전달되는 상기 적어도 하나의 열적 도전성 부재와; 외부 회로화된 기판상의 회로에 상기 회로층을 전기 접속시키는 수단을 포함하는 반도체칩 패키지.
  2. 제1항에 있어서, 상기 제1 및 제2열적 도전층은 금속으로 구성되는 반도체칩 패키지.
  3. 제2항에 있어서, 상기 금속은 구리를 포함하는 반도체칩 패키지.
  4. 제1항에 있어서, 상기 제1열적 도전층 대 상기 제2열적 도전층의 두께의 비는 약 1 : 1 내지 약 1 : 10의 범위내에 있는 반도체칩 패키지.
  5. 제1항에 있어서, 상기 제I열적 도전층에 상기 반도체 칩을 고정시키는 열적 도전성 접착제를 더 포함하는 반도체칩 패키지.
  6. 제1항에 있어서, 상기 접착제는 전기적으로 도전성인 반도체칩 패키지.
  7. 제6항에 있어서, 상기 제1 및 제2열적 도전층과 상기 열적 도전성 부재는 전기적으로 도전성이며, 상기 제2열적 도전층은 상기 패키지에 대하여 접지면으로서 기능하는 반도체칩 패키지.
  8. 제1항에 있어서, 상기 제1 및 제2열적 도전층과 상기 열적 도전성 부재는 전기적으로 도전성이며, 상기 제2열적 도전층은 상기 패키지에 대한 접지면으로서 기능하는 반도체칩 패키지.
  9. 제8항에 있어서, 상기 제2열적 도전층은 상기 기판의 상기 제1면상에 위치되는 상기 회로층에 전기 접속되는 반도체칩 패키지.
  10. 제9항에 있어서, 상기 외부 기판에 상기 회로층을 전기 접속시키는 상기 수단은 상기 회로층에 상기 제2열적 도전층을 전기 접속시키는 반도체칩 패키지.
  11. 제9항에 있어서, 상기 전기적 접속 수단은 전기적 도전성 클립 부재를 구비하는 반도체칩 패키지.
  12. 제1항에 있어서, 상기 전기적 접속 수단은 전기적 도전성 클럽 부재를 구비하는 반도체칩 패키지.
  13. 제1항에 있어서, 적어도 하나의 전기적 도전성 와이어를 더 포함하고, 상기 와이어는 상기 기판상의 상기 회로층에 상기 클립을 전기 접속시키는 반도체칩 패키지.
  14. 제1항에 있어서, 상기 외부 기판은 인쇄배선보드를 구비하는 반도체칩 패키지.
  15. 제1항에 있어서, 상기 세라믹 기판의 상기 구멍내에 위치되는 상기 열적 도전성 부재는 땜납 및 구리로 구성되는 그룹으로부터 선택되는 반도체칩 패키지.
  16. 제15항에 있어서, 상기 열적 도전성 부재는 스터드 부재를 구비하는 반도체칩 패키지.
  17. 제1 및 제2마주보는 면을 가지는 세라믹 기판을 제공하는 단계와; 상기 제1 및 제2마주보는 면을 상호접속시키기 위하여 상기 기판에 적어도 하나의 구멍을 제공하는 단계와; 상기 구멍내에 열적 도전성 부재를 제공하는 단계와; 상기 제1 및 제2마주보는 면상에 각각 제1 및 제2열적 도전층을 제공하고, 상기 구멍내의 열적 도전성 부재는 상기 제1 및 제2열적 도전층을 열적으로 접속시키는 단계와; 상기 제1열적 도전층상에 반도체칩을 위치시켜, 패키지 동작동안 상기 칩이 발생하는 열이 상기 제1열적 도전층으로부터 상기 열적 도전성 부재를 통하여 상기 제2열적 도전층으로 전달되는 단계와; 상기 제1열적 도전층으로부터 일정한 간격을 두고 전기적으로 절연된 위치에 상기 기판의 상기 제1표면상에 회로층을 제공하는 단계와; 상기 회로층에 상기 반도체칩을 전기 접속시키는 단계와; 상기 회로층을 외부 회로화된 기판상의 회로에 전기 접속시키는 수단을 제공하는 단계를 포함하는 반도체칩 패키지를 제조하는 방법.
  18. 제17항에 있어서, 상기 구멍은 드릴링(drilling)에 의해 상기 세라믹 기판에 제공되는 반도체칩 패키지를 제조하는 방법.
  19. 제17항에 있어서, 상기 제1 및 제2열적 도전층은 스퍼터링(sputtering)동작을 사용하여 제공되는 반도체칩 패키지를 제조하는 방법.
  20. 제19항에 있어서, 상기 제1 및 제2열적 도전층은 동시에 제공되는 반도체칩 패키지를 제조하는 방법.
  21. 제20항에 있어서, 상기 회로층은 상기 기판상의 상기 제1 및 제2열적 도전층의 제공과 사실상 동시에 도포되는 반도체칩 패키지를 제조하는 방법.
  22. 제17항에 있어서, 상기 회로층은 포토리소그래틱(photolithography) 동작을 사용하여 도포되는 반도체칩 패키지를 제조하는 방법.
  23. 제22항에 있어서, 상기 포토리소그래피 동작은 상기 제1표면상에 전기적 도전층을 도포하는 단계와, 상기 전기적 도전층상에 포토레지스트(photoresist)를 도포, 노출 및 현상시키는 단계들 및 상기 도전층의 선택된 부분을 에칭하는 단계를 포함하는 반도체칩 패키지를 제조하는 방법.
  24. 제23항에 있어서, 상기 포토리소그래피 동작 단계는 상기 회로층의 도포와 사실상 동시에 상기 제1 및 제2열적 도전층을 제공하기 위하여 더 사용되는 반도체칩 패키지를 제조하는 방법.
  25. 제17항에 있어서, 상기 칩은 와이어본딩 동작을 사용하여 상기 회로층에 전기 접속되는 반도체칩 패키지를 제조하는 방법.
  26. 제17항에 있어서, 상기 열적 도전성 부재는 납땜 동작을 사용하여 상기 세라믹의 상기 구멍내에 제공되는 반도체칩 패키지를 제조하는 방법.
  27. 제17항에 있어서, 상기 반도체칩 위에 보호 인캡슐런트(protective encapsulant)를 도포하는 단계를 더 포함하는 반도체칩 패키지를 제조하는 방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019950040204A 1994-11-09 1995-11-08 반도체 칩 패키지 및 그의 제조 방법 KR100217528B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/336,437 US5561322A (en) 1994-11-09 1994-11-09 Semiconductor chip package with enhanced thermal conductivity
US8/336,437 1994-11-09
US08/336,437 1994-11-09

Publications (2)

Publication Number Publication Date
KR960019670A true KR960019670A (ko) 1996-06-17
KR100217528B1 KR100217528B1 (ko) 1999-09-01

Family

ID=23316093

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950040204A KR100217528B1 (ko) 1994-11-09 1995-11-08 반도체 칩 패키지 및 그의 제조 방법

Country Status (7)

Country Link
US (3) US5561322A (ko)
EP (1) EP0712157A2 (ko)
JP (1) JPH08213510A (ko)
KR (1) KR100217528B1 (ko)
CN (1) CN1093689C (ko)
MY (1) MY115175A (ko)
SG (1) SG54966A1 (ko)

Families Citing this family (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2679681B2 (ja) * 1995-04-28 1997-11-19 日本電気株式会社 半導体装置、半導体装置用パッケージ及びその製造方法
JP3165779B2 (ja) * 1995-07-18 2001-05-14 株式会社トクヤマ サブマウント
US5771157A (en) * 1996-03-08 1998-06-23 Honeywell, Inc. Chip-on-board printed circuit assembly using aluminum wire bonded to copper pads
KR100206894B1 (ko) * 1996-03-11 1999-07-01 구본준 바지에이 패키지
US6046499A (en) * 1996-03-27 2000-04-04 Kabushiki Kaisha Toshiba Heat transfer configuration for a semiconductor device
US5759049A (en) * 1996-05-15 1998-06-02 Dallas Semiconductor Corp. Electrical contact clip
AU6541996A (en) * 1996-06-24 1998-01-14 International Business Machines Corporation Stacked semiconductor device package
KR100244965B1 (ko) * 1997-08-12 2000-02-15 윤종용 인쇄회로기판과 볼 그리드 어레이 패키지의 제조 방법
JP3837215B2 (ja) * 1997-10-09 2006-10-25 三菱電機株式会社 個別半導体装置およびその製造方法
US6326696B1 (en) 1998-02-04 2001-12-04 International Business Machines Corporation Electronic package with interconnected chips
TW388201B (en) * 1998-04-22 2000-04-21 World Wiser Electronics Inc Method for producing thermal structure of printed circuit board
US6373717B1 (en) * 1999-07-02 2002-04-16 International Business Machines Corporation Electronic package with high density interconnect layer
US6351393B1 (en) * 1999-07-02 2002-02-26 International Business Machines Corporation Electronic package for electronic components and method of making same
JP2001110488A (ja) * 1999-08-04 2001-04-20 Japan Aviation Electronics Industry Ltd 基板間接続用コネクタ構造
TW504779B (en) * 1999-11-18 2002-10-01 Texas Instruments Inc Compliant wirebond pedestal
US6262481B1 (en) * 2000-02-28 2001-07-17 Harvatek Corporation Folded heat sink for semiconductor device package
US6627482B2 (en) * 2001-02-09 2003-09-30 Harvatek Corporation Mass production technique for surface mount optical device with a focusing cup
US6644983B2 (en) 2001-02-09 2003-11-11 International Business Machines Corporation Contact assembly, connector assembly utilizing same, and electronic assembly
US6804118B2 (en) * 2002-03-15 2004-10-12 Delphi Technologies, Inc. Thermal dissipation assembly for electronic components
US7138711B2 (en) * 2002-06-17 2006-11-21 Micron Technology, Inc. Intrinsic thermal enhancement for FBGA package
SG100795A1 (en) * 2002-05-30 2003-12-26 Micron Technology Inc Intrinsic thermal enhancement for fbga package
US7035113B2 (en) * 2003-01-30 2006-04-25 Endicott Interconnect Technologies, Inc. Multi-chip electronic package having laminate carrier and method of making same
CA2455024A1 (en) * 2003-01-30 2004-07-30 Endicott Interconnect Technologies, Inc. Stacked chip electronic package having laminate carrier and method of making same
US7023707B2 (en) * 2003-01-30 2006-04-04 Endicott Interconnect Technologies, Inc. Information handling system
JP3804803B2 (ja) * 2004-02-12 2006-08-02 沖電気工業株式会社 電子部品搭載用基板及び半導体装置
TWI278795B (en) * 2004-04-20 2007-04-11 Fujitsu Hitachi Plasma Display Display device
US9166130B2 (en) 2012-10-24 2015-10-20 Spectrasensors, Inc. Solderless mounting for semiconductor lasers
US7268447B2 (en) * 2004-09-01 2007-09-11 Yazaki North America, Inc. Power control center with solid state device for controlling power transmission
US7268446B2 (en) 2004-09-01 2007-09-11 Yazaki North America, Inc. Power control center with solid state device for controlling power transmission
US7271473B1 (en) 2005-02-08 2007-09-18 Yazaki North America, Inc. Semiconductor power transmission device
US7332818B2 (en) * 2005-05-12 2008-02-19 Endicott Interconnect Technologies, Inc. Multi-chip electronic package with reduced line skew and circuitized substrate for use therein
EP2006895B1 (en) * 2006-03-08 2019-09-18 Kabushiki Kaisha Toshiba Electronic component module
US7741706B2 (en) * 2006-09-29 2010-06-22 Microsemi Corporation Plastic surface mount large area power device
CN101312226B (zh) * 2007-05-24 2010-07-21 钜亨电子材料元件有限公司 具有水平热扩散件的发光二极管座体结构
US7672140B2 (en) * 2008-01-22 2010-03-02 Tensolite LLC Circuit board configuration
US8166650B2 (en) * 2008-05-30 2012-05-01 Steering Solutions IP Holding Company Method of manufacturing a printed circuit board
US9240526B2 (en) * 2010-04-23 2016-01-19 Cree, Inc. Solid state light emitting diode packages with leadframes and ceramic material
CN102142407B (zh) * 2010-11-04 2014-02-19 华为机器有限公司 一种导热垫
TWI450425B (zh) 2010-12-31 2014-08-21 Ind Tech Res Inst 晶粒結構、其製造方法及其基板結構
TWI415527B (zh) * 2011-01-31 2013-11-11 Compeq Mfg Co Ltd Multi - layer circuit board with embedded thermal conductive metal block and its preparation method
US9166364B2 (en) * 2011-02-14 2015-10-20 Spectrasensors, Inc. Semiconductor laser mounting with intact diffusion barrier layer
US9368934B2 (en) 2011-02-14 2016-06-14 Spectrasensors, Inc. Semiconductor laser mounting for improved frequency stability
US20130229777A1 (en) * 2012-03-01 2013-09-05 Infineon Technologies Ag Chip arrangements and methods for forming a chip arrangement
US20140197527A1 (en) * 2013-01-16 2014-07-17 Infineon Technologies Ag Chip arrangement and a method for manufacturing a chip arrangement
US9397018B2 (en) 2013-01-16 2016-07-19 Infineon Technologies Ag Chip arrangement, a method for manufacturing a chip arrangement, integrated circuits and a method for manufacturing an integrated circuit
KR102333657B1 (ko) * 2014-10-23 2021-12-02 주식회사 솔루엠 전력모듈
KR102333646B1 (ko) * 2014-10-23 2021-12-01 주식회사 솔루엠 전력모듈
US9585257B2 (en) 2015-03-25 2017-02-28 Globalfoundries Inc. Method of forming a glass interposer with thermal vias
US10381322B1 (en) 2018-04-23 2019-08-13 Sandisk Technologies Llc Three-dimensional memory device containing self-aligned interlocking bonded structure and method of making the same
US10879260B2 (en) 2019-02-28 2020-12-29 Sandisk Technologies Llc Bonded assembly of a support die and plural memory dies containing laterally shifted vertical interconnections and methods for making the same
DE102020202598A1 (de) 2020-02-28 2021-09-02 Siemens Mobility GmbH Verfahren zum Herstellen einer elektrischen Anordnung

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4184133A (en) * 1977-11-28 1980-01-15 Rockwell International Corporation Assembly of microwave integrated circuits having a structurally continuous ground plane
US4242157A (en) * 1979-04-20 1980-12-30 Rockwell International Corporation Method of assembly of microwave integrated circuits having a structurally continuous ground plane
US4396936A (en) * 1980-12-29 1983-08-02 Honeywell Information Systems, Inc. Integrated circuit chip package with improved cooling means
US4494172A (en) * 1982-01-28 1985-01-15 Mupac Corporation High-speed wire wrap board
US4498122A (en) * 1982-12-29 1985-02-05 At&T Bell Laboratories High-speed, high pin-out LSI chip package
US4535385A (en) * 1983-04-22 1985-08-13 Cray Research, Inc. Circuit module with enhanced heat transfer and distribution
US5208188A (en) * 1989-10-02 1993-05-04 Advanced Micro Devices, Inc. Process for making a multilayer lead frame assembly for an integrated circuit structure and multilayer integrated circuit die package formed by such process
JPH03152961A (ja) * 1989-11-09 1991-06-28 Fuji Electric Co Ltd 混成集積回路
US5113315A (en) * 1990-08-07 1992-05-12 Cirqon Technologies Corporation Heat-conductive metal ceramic composite material panel system for improved heat dissipation
JP2828358B2 (ja) * 1991-09-20 1998-11-25 沖電気工業株式会社 半導体放熱構造
JPH0582685A (ja) * 1991-09-24 1993-04-02 Mitsubishi Electric Corp 混成集積部品の放熱部および端子部用構造体とその構造体を用いた混成集積部品の製造方法
US5243133A (en) * 1992-02-18 1993-09-07 International Business Machines, Inc. Ceramic chip carrier with lead frame or edge clip
US5406120A (en) * 1992-10-20 1995-04-11 Jones; Robert M. Hermetically sealed semiconductor ceramic package
US5342999A (en) * 1992-12-21 1994-08-30 Motorola, Inc. Apparatus for adapting semiconductor die pads and method therefor
US5475567A (en) * 1993-12-20 1995-12-12 Delco Electronics Corp. Method for hermetically sealing a single layer ceramic thick film electronic module
US5478402A (en) * 1994-02-17 1995-12-26 Ase Americas, Inc. Solar cell modules and method of making same

Also Published As

Publication number Publication date
US5561322A (en) 1996-10-01
US5747877A (en) 1998-05-05
MY115175A (en) 2003-04-30
KR100217528B1 (ko) 1999-09-01
JPH08213510A (ja) 1996-08-20
SG54966A1 (en) 1998-12-21
EP0712157A2 (en) 1996-05-15
US5661089A (en) 1997-08-26
CN1155163A (zh) 1997-07-23
CN1093689C (zh) 2002-10-30

Similar Documents

Publication Publication Date Title
KR960019670A (ko) 반도체칩 패키지 및 그의 제조 방법
JP3053585B2 (ja) 電子パッケージ
US5367435A (en) Electronic package structure and method of making same
JP3051011B2 (ja) パワ−モジュ−ル
JPH0677618A (ja) 電子パッケージおよびその作成方法
US4949220A (en) Hybrid IC with heat sink
JPH05121644A (ja) 電子回路デバイス
US6101098A (en) Structure and method for mounting an electric part
US5650665A (en) Hybrid integrated circuit device including circuit patterns of different conductivity and circuit elements mounted on an insulating substrate
US6194246B1 (en) Process for fabricating electronic devices having a thermally conductive substrate
JPH09321188A (ja) 半導体装置及びその実装方法
JPH05327152A (ja) 配線基板及びその製造方法
JPH08148647A (ja) 半導体装置
KR960019683A (ko) 반도체 장치
JPH10150065A (ja) チップサイズパッケージ
JP2643014B2 (ja) 電子装置及び半導体チップ接続用配線チップ
JP2841825B2 (ja) 混成集積回路
JPH0231794Y2 (ko)
JPS6225444A (ja) 連続配線基板
KR19980056452U (ko) 고미세형 집적회로의 방열 장치
JPH05211378A (ja) 半導体装置
JPH01137690A (ja) 電気回路基板
JPH06334280A (ja) 回路基板
JPH05226518A (ja) 混成集積回路装置
JPH0786716A (ja) 半導体装置搭載用基板

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20020410

Year of fee payment: 4

LAPS Lapse due to unpaid annual fee