KR950007023A - 반도체장치 및 그 제조방법 - Google Patents
반도체장치 및 그 제조방법 Download PDFInfo
- Publication number
- KR950007023A KR950007023A KR1019940019713A KR19940019713A KR950007023A KR 950007023 A KR950007023 A KR 950007023A KR 1019940019713 A KR1019940019713 A KR 1019940019713A KR 19940019713 A KR19940019713 A KR 19940019713A KR 950007023 A KR950007023 A KR 950007023A
- Authority
- KR
- South Korea
- Prior art keywords
- oxide film
- silicon oxide
- forming
- wiring layer
- entire surface
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 21
- 238000004519 manufacturing process Methods 0.000 title claims description 8
- 239000002052 molecular layer Substances 0.000 claims abstract description 12
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims abstract 14
- 229910052814 silicon oxide Inorganic materials 0.000 claims abstract 14
- 239000000758 substrate Substances 0.000 claims abstract 10
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 claims abstract 4
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 claims abstract 4
- 238000006243 chemical reaction Methods 0.000 claims abstract 4
- 229910052710 silicon Inorganic materials 0.000 claims 8
- 239000010703 silicon Substances 0.000 claims 8
- 239000004094 surface-active agent Substances 0.000 claims 4
- 229910052732 germanium Inorganic materials 0.000 claims 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims 2
- 125000001165 hydrophobic group Chemical group 0.000 claims 2
- 238000005229 chemical vapour deposition Methods 0.000 claims 1
- 239000007788 liquid Substances 0.000 claims 1
- 238000003746 solid phase reaction Methods 0.000 claims 1
- 238000005507 spraying Methods 0.000 claims 1
- 239000012808 vapor phase Substances 0.000 claims 1
- FFUAGWLWBBFQJT-UHFFFAOYSA-N hexamethyldisilazane Chemical compound C[Si](C)(C)N[Si](C)(C)C FFUAGWLWBBFQJT-UHFFFAOYSA-N 0.000 abstract 2
- 238000010586 diagram Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76822—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
- H01L21/76826—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. by contacting the layer with gases, liquids or plasmas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76832—Multiple layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Plasma & Fusion (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Formation Of Insulating Films (AREA)
Abstract
본 발명은 반도체기판의 일주면상에 부분적으로 제1의 배선층을 형성한 후, 반도체 기판의 일주면 및 제1의 배선층상에 전면에 걸쳐서 제1의 실리콘산화막을 형성하고, 제1의 실리콘산화막상에 전면에 걸쳐서 헥사메틸디시라잔으로 되는 분자층을 형성한 후, 이 분자층상에 전면에 걸쳐서 오존과 테트라에톡시시란의 반응을 이용한 CVD법에 의해 제2의 실리콘산화막을 형성하여, 제2의 실리콘산화막상에 부분적으로 제2의 배선층을 형성하는 것을 특징으로 한다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 제1실시예에 관한 반도체장치의 제조방법의 각 제조공정을 표시하는 단면도.
제2도는 상기 제1실시예에 관한 방법에 의해 제1의 배선층상에 형성된 분자층의 단면구조를 표시하는 원자레벨의 모식도,
제3도는 상기 제1실시예에 관한 반도체장치의 제조방법에서의 분자층을 형성하는 공정을 표시하는 개략도.
Claims (10)
- 반도체 기판과, 상기 반도체기판의 일주면상에 부분적으로 형성된 제1의 배선층과, 상기 반도체 기판의 일주면 및 제1의 배선층상에 전면에 걸쳐서 제1의 실리콘산화막과, 상기 제1의 실리콘산화막상에 전면에 걸쳐서 형성된 소수기를 갖는 분자로 되는 분자층과, 오존과 유기계 실리콘과의 반응을 이용한 CVD법에 의해 상기 분자층상에 전면에 걸쳐서 형성된 제2의 실리콘 산화막과, 상기 제2의 실리콘산화막상에 부분적으로 형성된 제2의 배선층을 구비하고 있는 것을 특징으로 하는 반도체장치.
- 제1항에 있어서, 상기 분자층은 계면활성제로 되는 것을 특징으로 하는 반도체장치.
- 제2항에 있어서, 상기 계면활성제는 실리콘 또는 게르마늄을 포함하고 있는 것을 특징으로 하는 반도체장치.
- 제1항에 있어서, 상기 유기계 실리콘은 테트라에톡시시란인 것을 특징으로 하는 반도체장치.
- 반도체기판의 일주면상에 부분적으로 제1의 배선층을 형성하는 공정과, 상기 반도체기판의 일주면 및 상기 제1의 배선층상에 전면에 걸쳐서 제1의 실리콘산화막을 형성하는 공정과, 상기 제1의 실리콘산화막상에 전면에 걸쳐서 소수기를 갖는 분자로 되는 분자층을 형성하는 공정과, 오존과 유기계 실리콘과의 반응을 이용한 CVD법에 의해 상기 분자층상에 전면에 걸쳐서 제2의 실리콘산화막을 형성하는 공정과, 상기 제2의 실리콘산화막상에 부분적으로 제2의 배선층을 형성하는 공정을 구비하고 있는 것을 특징으로 하는 반도체장치의 제조방법.
- 제5항에 있어서, 상기 분자층은 계면활성제로 되는 것을 특징으로 하는 반도체장치의 제조방법.
- 제6항에 있어서, 상기 계면활성제는 실리콘 또는 게르마늄을 포함하고 있는 것을 특징으로 하는 반도체장치의 제조 방법.
- 제5항에 있어서, 상기 유기계 실리콘은 테트라에톡시시란인 것을 특징으로 하는 반도체장치의 제조방법.
- 반도체기판의 일주면상에 부분적으로 제1의 배선층을 형성하는 공정과, 상기 반도체기판의 일주면 및 상기 제1의 배선층상에 전면에 걸쳐서 제1의 실리콘산화막을 형성하는 공정과, 액체의 도포 또는 증기의 분무에 의한 기상고상계면 반응법에 의해 상기 반도체기판의 일주면 및 제1의 배선층상에 전면에 걸쳐서 분자층을 형성하는 공정과, 오존과 유기계 실리콘과의 반응을 이용한 CVD법에 의해 상기 분자층상에 전면에 걸쳐서 제2의 실리콘산화막을 형성하는 공정과, 상기 제2의 실리콘산화막상에 부분적으로 제2의 배선층을 형성하는 공정을 구비하고 있는 것을 특징으로 하는 반도체장치의 제조방법.
- 제9항에 있어서, 상기 유기계 실리콘은 테트라에톡시시란인 것을 특징으로 하는 반도체장치의 제조방법.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5207950A JPH0766287A (ja) | 1993-08-23 | 1993-08-23 | 半導体装置及びその製造方法 |
JP93-207950 | 1993-08-23 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR950007023A true KR950007023A (ko) | 1995-03-21 |
KR0136685B1 KR0136685B1 (en) | 1998-04-29 |
Family
ID=16548228
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR94019713A KR0136685B1 (en) | 1993-08-23 | 1994-08-10 | Semiconductor device and fabricating method thereof |
Country Status (6)
Country | Link |
---|---|
US (2) | US5723909A (ko) |
EP (1) | EP0643421B1 (ko) |
JP (1) | JPH0766287A (ko) |
KR (1) | KR0136685B1 (ko) |
CN (1) | CN1050694C (ko) |
DE (1) | DE69424728T2 (ko) |
Families Citing this family (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5576247A (en) * | 1992-07-31 | 1996-11-19 | Matsushita Electric Industrial Co., Ltd. | Thin layer forming method wherein hydrophobic molecular layers preventing a BPSG layer from absorbing moisture |
CN1118520A (zh) * | 1994-04-15 | 1996-03-13 | 松下电器产业株式会社 | 多层金属布线的形成方法 |
KR0159016B1 (ko) * | 1995-06-28 | 1999-02-01 | 김주용 | 반도체소자의 금속배선간 절연막의 제조방법 |
US5942802A (en) * | 1995-10-09 | 1999-08-24 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method of producing the same |
JP2975917B2 (ja) * | 1998-02-06 | 1999-11-10 | 株式会社半導体プロセス研究所 | 半導体装置の製造方法及び半導体装置の製造装置 |
JP3426494B2 (ja) * | 1998-04-02 | 2003-07-14 | 沖電気工業株式会社 | 半導体装置の製造方法 |
US6294473B1 (en) * | 1998-06-03 | 2001-09-25 | Rodel Holdings Inc. | Method of polishing substrates comprising silicon dioxide and composition relating thereto |
US6395651B1 (en) * | 1998-07-07 | 2002-05-28 | Alliedsignal | Simplified process for producing nanoporous silica |
JP3248492B2 (ja) * | 1998-08-14 | 2002-01-21 | 日本電気株式会社 | 半導体装置及びその製造方法 |
US6245690B1 (en) * | 1998-11-04 | 2001-06-12 | Applied Materials, Inc. | Method of improving moisture resistance of low dielectric constant films |
US6090707A (en) * | 1999-09-02 | 2000-07-18 | Micron Technology, Inc. | Method of forming a conductive silicide layer on a silicon comprising substrate and method of forming a conductive silicide contact |
US6449132B1 (en) | 1999-10-05 | 2002-09-10 | Seagate Technology Llc | Dielectric gap material for magnetoresistive heads with conformal step coverage |
US6576980B1 (en) | 1999-11-30 | 2003-06-10 | Agere Systems, Inc. | Surface treatment anneal of hydrogenated silicon-oxy-carbide dielectric layer |
US6674140B2 (en) | 2000-02-01 | 2004-01-06 | Analog Devices, Inc. | Process for wafer level treatment to reduce stiction and passivate micromachined surfaces and compounds used therefor |
JP3944487B2 (ja) * | 2000-04-11 | 2007-07-11 | 松下電器産業株式会社 | 半導体装置の製造装置 |
AU2001266998A1 (en) | 2000-06-23 | 2002-01-08 | Honeywell International, Inc. | Method to restore hydrophobicity in dielectric films and materials |
EP1559299A1 (en) * | 2002-10-07 | 2005-08-03 | Koninklijke Philips Electronics N.V. | Method for manufacturing a light emitting display |
US7709371B2 (en) | 2003-01-25 | 2010-05-04 | Honeywell International Inc. | Repairing damage to low-k dielectric materials using silylating agents |
CN1742363B (zh) | 2003-01-25 | 2010-10-13 | 霍尼韦尔国际公司 | 受损电介质材料和电介质膜的修复和恢复 |
US20040145030A1 (en) * | 2003-01-28 | 2004-07-29 | Meagley Robert P. | Forming semiconductor structures |
JP4588304B2 (ja) * | 2003-08-12 | 2010-12-01 | Azエレクトロニックマテリアルズ株式会社 | コーティング組成物、およびそれを用いて製造した低誘電シリカ質材料 |
US8475666B2 (en) | 2004-09-15 | 2013-07-02 | Honeywell International Inc. | Method for making toughening agent materials |
US7678712B2 (en) | 2005-03-22 | 2010-03-16 | Honeywell International, Inc. | Vapor phase treatment of dielectric materials |
US7500397B2 (en) | 2007-02-15 | 2009-03-10 | Air Products And Chemicals, Inc. | Activated chemical process for enhancing material properties of dielectric films |
WO2010064306A1 (ja) | 2008-12-03 | 2010-06-10 | 富士通株式会社 | 半導体装置の製造方法 |
CN102487004A (zh) * | 2010-12-01 | 2012-06-06 | 中芯国际集成电路制造(上海)有限公司 | 利用化学气相淀积填充隔离槽的方法 |
CN103871961B (zh) | 2012-12-17 | 2017-08-25 | 中芯国际集成电路制造(上海)有限公司 | 互连结构及其制造方法 |
US8871639B2 (en) | 2013-01-04 | 2014-10-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor devices and methods of manufacture thereof |
US10461406B2 (en) | 2017-01-23 | 2019-10-29 | Microsoft Technology Licensing, Llc | Loop antenna with integrated proximity sensing |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4885262A (en) * | 1989-03-08 | 1989-12-05 | Intel Corporation | Chemical modification of spin-on glass for improved performance in IC fabrication |
DE3933908A1 (de) * | 1989-10-11 | 1991-04-25 | Telefunken Electronic Gmbh | Verfahren zur herstellung einer integrierten mos-halbleiteranordnung |
JPH03152957A (ja) * | 1989-11-09 | 1991-06-28 | Sony Corp | 半導体装置の製造方法 |
DE4135810C2 (de) * | 1990-10-30 | 2000-04-13 | Mitsubishi Electric Corp | Halbleitereinrichtung mit einem Zwischenschichtisolierfilm und Verfahren zu deren Herstellung |
JP2640174B2 (ja) * | 1990-10-30 | 1997-08-13 | 三菱電機株式会社 | 半導体装置およびその製造方法 |
US5219791A (en) * | 1991-06-07 | 1993-06-15 | Intel Corporation | TEOS intermetal dielectric preclean for VIA formation |
EP0560617A3 (en) * | 1992-03-13 | 1993-11-24 | Kawasaki Steel Co | Method of manufacturing insulating film on semiconductor device and apparatus for carrying out the same |
US5576247A (en) * | 1992-07-31 | 1996-11-19 | Matsushita Electric Industrial Co., Ltd. | Thin layer forming method wherein hydrophobic molecular layers preventing a BPSG layer from absorbing moisture |
-
1993
- 1993-08-23 JP JP5207950A patent/JPH0766287A/ja active Pending
-
1994
- 1994-08-10 KR KR94019713A patent/KR0136685B1/ko not_active IP Right Cessation
- 1994-08-19 DE DE69424728T patent/DE69424728T2/de not_active Expired - Fee Related
- 1994-08-19 EP EP94112986A patent/EP0643421B1/en not_active Expired - Lifetime
- 1994-08-22 CN CN94115769A patent/CN1050694C/zh not_active Expired - Fee Related
-
1996
- 1996-09-11 US US08/712,237 patent/US5723909A/en not_active Expired - Fee Related
-
1997
- 1997-07-07 US US08/888,919 patent/US5950101A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
EP0643421B1 (en) | 2000-05-31 |
KR0136685B1 (en) | 1998-04-29 |
CN1050694C (zh) | 2000-03-22 |
DE69424728T2 (de) | 2000-09-28 |
US5950101A (en) | 1999-09-07 |
EP0643421A2 (en) | 1995-03-15 |
CN1109216A (zh) | 1995-09-27 |
EP0643421A3 (en) | 1995-05-24 |
JPH0766287A (ja) | 1995-03-10 |
US5723909A (en) | 1998-03-03 |
DE69424728D1 (de) | 2000-07-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR950007023A (ko) | 반도체장치 및 그 제조방법 | |
KR900002316A (ko) | 반도체장치의 제조방법 | |
KR920015484A (ko) | 플루오르를 함유한 실리콘 산화막 형성방법 | |
KR970018129A (ko) | 반도체장치 및 그 제조방법 | |
KR940008049A (ko) | 집적 회로 제조 방법 | |
KR940006199A (ko) | 상호 접속 배선 구조물을 갖는 반도체 디바이스 | |
KR970023814A (ko) | 반도체 건식에칭방법 | |
KR950001861A (ko) | 반도체 장치의 제조방법 | |
KR960019572A (ko) | 반도체 집적회로 유전체막 형성방법 | |
KR950021080A (ko) | 반도체 소자의 콘택 플러그 제조방법 | |
KR960019792A (ko) | 강유전체막을 구비한 반도체장치 | |
KR970054071A (ko) | 이중 스페이서를 이용한 반도체장치의 셀 커패시터 형성방법 | |
KR970072098A (ko) | 반도체 소자의 금속배선 형성 방법 | |
KR930017149A (ko) | 반도체 장치의 제조 방법 | |
KR960026451A (ko) | 반도체소자 제조방법 | |
KR970003479A (ko) | 반도체 장치의 매복접촉 형성방법 | |
KR970023827A (ko) | 반도체소자의 층간 절연막 형성방법 | |
KR970023867A (ko) | 반도체 소자의 게이트 전극 형성 방법 | |
KR920022516A (ko) | 반도체 메모리 소자의 커패 시터 형성 방법 | |
KR970051889A (ko) | 반도체 소자의 자기 정렬 마스크 형성방법 | |
KR920702557A (ko) | 반도체 장치의 제조방법 | |
KR960026347A (ko) | 반도체 소자의 에스오지(sog)층 형성방법 | |
KR970054114A (ko) | 반도체소자의 저장전극 형성방법 | |
KR950007026A (ko) | 반도체 소자의 산화막 형성방법 | |
KR980005873A (ko) | 반도체 장치 및 그 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20050121 Year of fee payment: 8 |
|
LAPS | Lapse due to unpaid annual fee |