US20040145030A1 - Forming semiconductor structures - Google Patents
Forming semiconductor structures Download PDFInfo
- Publication number
- US20040145030A1 US20040145030A1 US10/353,506 US35350603A US2004145030A1 US 20040145030 A1 US20040145030 A1 US 20040145030A1 US 35350603 A US35350603 A US 35350603A US 2004145030 A1 US2004145030 A1 US 2004145030A1
- Authority
- US
- United States
- Prior art keywords
- layer
- thermally decomposing
- cover
- substrate
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 17
- 239000000463 material Substances 0.000 claims abstract description 14
- 238000007789 sealing Methods 0.000 claims abstract 2
- 238000000034 method Methods 0.000 claims description 18
- 239000000758 substrate Substances 0.000 claims description 14
- 229920003209 poly(hydridosilsesquioxane) Polymers 0.000 claims description 11
- 229920000642 polymer Polymers 0.000 claims description 10
- KKEYFWRCBNTPAC-UHFFFAOYSA-L terephthalate(2-) Chemical compound [O-]C(=O)C1=CC=C(C([O-])=O)C=C1 KKEYFWRCBNTPAC-UHFFFAOYSA-L 0.000 claims description 6
- 230000002209 hydrophobic effect Effects 0.000 claims description 5
- 239000004734 Polyphenylene sulfide Substances 0.000 claims description 4
- 229920010524 Syndiotactic polystyrene Polymers 0.000 claims description 4
- -1 polymethylstyrene Polymers 0.000 claims description 4
- 229920000069 polyphenylene sulfide Polymers 0.000 claims description 4
- 229920006375 polyphtalamide Polymers 0.000 claims description 4
- 229920001451 polypropylene glycol Polymers 0.000 claims description 4
- 229920002302 Nylon 6,6 Polymers 0.000 claims description 3
- 239000004954 Polyphthalamide Substances 0.000 claims description 3
- 239000004793 Polystyrene Substances 0.000 claims description 3
- 239000011521 glass Substances 0.000 claims description 3
- 229920002312 polyamide-imide Polymers 0.000 claims description 3
- 239000004632 polycaprolactone Substances 0.000 claims description 3
- 229920001610 polycaprolactone Polymers 0.000 claims description 3
- 239000004417 polycarbonate Substances 0.000 claims description 3
- 229920000515 polycarbonate Polymers 0.000 claims description 3
- 239000011248 coating agent Substances 0.000 claims description 2
- 238000000576 coating method Methods 0.000 claims description 2
- FFUAGWLWBBFQJT-UHFFFAOYSA-N hexamethyldisilazane Natural products C[Si](C)(C)N[Si](C)(C)C FFUAGWLWBBFQJT-UHFFFAOYSA-N 0.000 claims 3
- 239000004962 Polyamide-imide Substances 0.000 claims 2
- 239000004695 Polyether sulfone Substances 0.000 claims 2
- 229920001643 poly(ether ketone) Polymers 0.000 claims 2
- 229920006393 polyether sulfone Polymers 0.000 claims 2
- 229920002223 polystyrene Polymers 0.000 claims 2
- 239000010410 layer Substances 0.000 description 31
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 10
- 235000012239 silicon dioxide Nutrition 0.000 description 5
- 239000000377 silicon dioxide Substances 0.000 description 5
- 238000000354 decomposition reaction Methods 0.000 description 4
- 238000010438 heat treatment Methods 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- QRUDEWIWKLJBPS-UHFFFAOYSA-N benzotriazole Chemical compound C1=CC=C2N[N][N]C2=C1 QRUDEWIWKLJBPS-UHFFFAOYSA-N 0.000 description 2
- 239000006227 byproduct Substances 0.000 description 2
- 239000003795 chemical substances by application Substances 0.000 description 2
- 230000000295 complement effect Effects 0.000 description 2
- 238000011109 contamination Methods 0.000 description 2
- 238000010894 electron beam technology Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 239000011148 porous material Substances 0.000 description 2
- 239000013545 self-assembled monolayer Substances 0.000 description 2
- 239000004956 Amodel Substances 0.000 description 1
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229920000858 Cyclodextrin Polymers 0.000 description 1
- 229920002292 Nylon 6 Polymers 0.000 description 1
- 229910019142 PO4 Inorganic materials 0.000 description 1
- 229920008285 Poly(ether ketone) PEK Polymers 0.000 description 1
- 229920012266 Poly(ether sulfone) PES Polymers 0.000 description 1
- 229910020177 SiOF Inorganic materials 0.000 description 1
- 150000001336 alkenes Chemical class 0.000 description 1
- 125000000217 alkyl group Chemical group 0.000 description 1
- 239000012964 benzotriazole Substances 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 239000002738 chelating agent Substances 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 150000003983 crown ethers Chemical class 0.000 description 1
- 229940097362 cyclodextrins Drugs 0.000 description 1
- 230000002939 deleterious effect Effects 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 125000003709 fluoroalkyl group Chemical group 0.000 description 1
- 230000005660 hydrophilic surface Effects 0.000 description 1
- 230000005661 hydrophobic surface Effects 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 230000002906 microbiologic effect Effects 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 description 1
- 235000021317 phosphate Nutrition 0.000 description 1
- AQSJGOWTSHOLKH-UHFFFAOYSA-N phosphite(3-) Chemical class [O-]P([O-])[O-] AQSJGOWTSHOLKH-UHFFFAOYSA-N 0.000 description 1
- 150000003013 phosphoric acid derivatives Chemical class 0.000 description 1
- 230000000704 physical effect Effects 0.000 description 1
- 238000009832 plasma treatment Methods 0.000 description 1
- 239000002243 precursor Substances 0.000 description 1
- 239000003566 sealing material Substances 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 238000006884 silylation reaction Methods 0.000 description 1
- 238000004381 surface treatment Methods 0.000 description 1
- 238000005979 thermal decomposition reaction Methods 0.000 description 1
- 150000003568 thioethers Chemical class 0.000 description 1
- 150000003573 thiols Chemical class 0.000 description 1
- 239000011800 void material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/7682—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing the dielectric comprising air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76822—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
- H01L21/76825—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. by exposing the layer to particle radiation, e.g. ion implantation, irradiation with UV light or electrons etc.
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76822—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
- H01L21/76826—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. by contacting the layer with gases, liquids or plasmas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76822—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
- H01L21/76828—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. thermal treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02118—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer carbon based polymeric organic or inorganic material, e.g. polyimides, poly cyclobutene or PVC
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
- H01L21/02134—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material comprising hydrogen silsesquioxane, e.g. HSQ
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
- H01L21/02137—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material comprising alkyl silsesquioxane, e.g. MSQ
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02282—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
- H01L21/0234—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02345—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to radiation, e.g. visible light
- H01L21/02351—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to radiation, e.g. visible light treatment by exposure to corpuscular radiation, e.g. exposure to electrons, alpha-particles, protons or ions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/312—Organic layers, e.g. photoresist
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- This invention relates generally to semiconductor structures.
- CMOS complementary metal oxide semiconductor
- a complementary metal oxide semiconductor (CMOS) device is generally a delicate electronic structure formed by a combination of lithographic and etching techniques that allow the device to be formed and exist in a microscopically clean, contamination free environment with precisely controlled physical properties to ensure reliable and efficient high speed operation.
- CMOS complementary metal oxide semiconductor
- an interlayer dielectric (ILD) material is deposited around the structures (transistors, passives, etc.) and between the layers of interconnections that make up the CMOS device for the purpose of establishing a dielectric constant.
- the dielectric constant affects the speed with which signals may propagate through the interconnection of the device.
- Air gap structures may be formed and encapsulated to protect such structures from the deleterious effects of environmental contamination.
- FIG. 1 is an enlarged cross-sectional view in accordance with one embodiment of the present invention
- FIG. 2 is an enlarged cross-sectional view of a subsequent stage of manufacturing in accordance with one embodiment of the present invention.
- FIG. 3 is an enlarged cross-sectional view of another embodiment of the present invention.
- FIG. 4 is an enlarged cross-sectional view of the structure shown in FIG. 3 after further processing in accordance with one embodiment of the present invention.
- FIG. 5 is a graph of surface energy for materials with and without treatment according to one embodiment of the present invention.
- a semiconductor wafer 15 may have a thermally decomposing sacrificial layer 14 formed thereon.
- an interconnect 16 in one embodiment of the present invention.
- the interconnect may be a copper interconnect in accordance with the dual damascene process.
- a porous etch stop capping layer 12 may be formed over the entire structure.
- the structure 10 may be a portion of a complementary metal oxide semiconductor (CMOS) integrated circuit. In other embodiments, it may be a portion of a microelectromechanical system.
- CMOS complementary metal oxide semiconductor
- the layer 14 may be driven off by heating the structure 10 after the capping layer 12 has been deposited on the surface of the polymer.
- the capping layer 12 can also serve as an etch stop for the creation of the next layer. If the layer 12 is porous, the thermally decomposed sacrificial layer 14 may be driven off without removing the layer 12 . However, in other embodiments, apertures of any type may be formed in the layer 12 as desired.
- an air gap region, pocket, or cavity 18 of low dielectric constant may be formed as shown in FIG. 2.
- Any technique for heating the layer 14 can be used, including baking or exposure to infrared or other energy sources.
- the sacrificial layer 14 may be made of a material that may be decomposed by temperatures greater than those normally encountered during conventional semiconductor fabrication processes.
- a film that decomposes at relatively high temperatures (e.g., greater than about 260° C.) into smaller molecular weight effluents is advantageous.
- the decomposing film exhibits a high decomposition temperature and generally lower molecular weight byproducts on decomposition so that those byproducts can diffuse away through the layer 12 .
- Td Thermal decomposition temperatures
- the layer 12 may be sufficiently porous to facilitate the exhaustion of the decomposed sacrificial layer 14 upon heating.
- a thin layer of hydrogen silsesquioxane (HSQ) or methylsilsesquioxane (MSQ) spin-on glass (SOG) may be utilized as the capping layer 12 .
- the HSQ or MSQ layer 14 may be exposed to electron beam or plasma conditions to densify the HSQ or MSQ film to be like a silicon dioxide film.
- a silicon dioxide chemical vapor deposition layer may be applied as an option to seal all remaining pores in the HSQ or MSQ film for subsequent metal interconnect processes.
- the deposited silicon dioxide layer may enhance the mechanical properties of the HSQ or MSQ layer and/or seal the remaining pores in the HSQ or MSQ films.
- the stress that is caused on the layer 12 during decomposition may be reduced.
- HSQ or MSQ may be sufficiently porous to enhance the ability of the thermally decomposing polymers to diffuse out of the air gap pocket or cavity 18 , through the layer 12 , without building up pressure to excessively deform the layer 12 .
- the layer 12 performance may be comparable to silicon dioxide films after electron beam or plasma treatment of the layer 12 .
- the mechanical performance of the layer 12 may be enhanced by forming a sealing material, such as deposited silicon dioxide, on top-of the HSQ/MSQ layer 12 .
- the receiving surface may be hydrophilic while the polymer decomposing film such as those described herein may be relatively hydrophobic. Because of the energy mismatch, when the decomposing film is applied over surface irregularities, such as trenches, there may be incomplete filling of those trenches or bridging.
- a substrate 52 may be covered by an oxide 40 having a trench 44 formed therein.
- a surface coating 42 may be applied to the oxide 40 to present an energy match with the decomposing film that may be applied.
- the film 42 may convert the hydrophilic material 40 to present a more hydrophobic surface which energy matches with the applied decomposing film.
- the surface 40 may be treated in the atmosphere of hexamethyldisilazane (HMDS) saturated nitrogen for 100 seconds at a temperature of 40° C. Following a cooling step, the surface 40 may be spin coated with the sacrificial polymer 46 , as shown in FIG. 4, and baked. As shown in FIG. 5, as a result of the surface treatment, the surface energy of the sacrificial material “A” better matches the surface energy of the underlying substrate “B” compared to the substrate surface energy before treatment “C”.
- HMDS hexamethyldisilazane
- Other materials that may be utilized for surface energy modification include alkyl and fluoroalkyl functionalized silylhalides, alkoxysilanes, and nitrogen containing silation agents.
- substrates such as SiON, SiOF, carbon doped oxide (CDO), and metal, appropriate surface tension modifying agents may be utilized.
- SAMs self-assembled monolayers
- precursors including, but not limited to, thiols, sulfides, phosphates, phosphites, alkenes, chelation agents (benzotriazole (BTA), crown ethers, kryptands, cyclodextrins, poly and oligothiophenes, poly and oligoanalines) to mention a few examples.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Plasma & Fusion (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Formation Of Insulating Films (AREA)
Abstract
A semiconductor structure may be covered with a thermally decomposing film. That film may then be covered by a sealing cover. Subsequently, the thermally decomposing material may be decomposed, forming a cavity.
Description
- This invention relates generally to semiconductor structures.
- A complementary metal oxide semiconductor (CMOS) device is generally a delicate electronic structure formed by a combination of lithographic and etching techniques that allow the device to be formed and exist in a microscopically clean, contamination free environment with precisely controlled physical properties to ensure reliable and efficient high speed operation. As a result, there is a need to control the dielectric constant of materials used to separate the electronic components and interconnections within the device.
- To this end, an interlayer dielectric (ILD) material is deposited around the structures (transistors, passives, etc.) and between the layers of interconnections that make up the CMOS device for the purpose of establishing a dielectric constant. The dielectric constant affects the speed with which signals may propagate through the interconnection of the device.
- While many dielectric materials have been studied, for the lowest dielectric constants, increasing amounts of void space and hence air have been incorporated within ILD materials. Indeed, true air gaps have been engineered into the devices directly to optimize the lowest effective dielectric constants. Air gap structures may be formed and encapsulated to protect such structures from the deleterious effects of environmental contamination.
- Similarly, in a variety of other circumstances, it may be desirable to form air gap structures in various microelectronic, micromechanical, microbiological, and microoptical systems, as well as, microelectromechanical system (MEMS) device.
- Thus, there is a need to make airgaps in semiconductor structures.
- FIG. 1 is an enlarged cross-sectional view in accordance with one embodiment of the present invention;
- FIG. 2 is an enlarged cross-sectional view of a subsequent stage of manufacturing in accordance with one embodiment of the present invention.
- FIG. 3 is an enlarged cross-sectional view of another embodiment of the present invention;
- FIG. 4 is an enlarged cross-sectional view of the structure shown in FIG. 3 after further processing in accordance with one embodiment of the present invention; and
- FIG. 5 is a graph of surface energy for materials with and without treatment according to one embodiment of the present invention.
- Referring to FIG. 1, a
semiconductor wafer 15 may have a thermally decomposingsacrificial layer 14 formed thereon. Defined within thelayer 14 may be aninterconnect 16 in one embodiment of the present invention. For example, the interconnect may be a copper interconnect in accordance with the dual damascene process. A porous etchstop capping layer 12 may be formed over the entire structure. - In some embodiments, the
structure 10 may be a portion of a complementary metal oxide semiconductor (CMOS) integrated circuit. In other embodiments, it may be a portion of a microelectromechanical system. - The
layer 14 may be driven off by heating thestructure 10 after thecapping layer 12 has been deposited on the surface of the polymer. Thecapping layer 12 can also serve as an etch stop for the creation of the next layer. If thelayer 12 is porous, the thermally decomposedsacrificial layer 14 may be driven off without removing thelayer 12. However, in other embodiments, apertures of any type may be formed in thelayer 12 as desired. - As a result of the thermally driven decomposition and removal material of the forming the
layer 14, an air gap region, pocket, orcavity 18 of low dielectric constant may be formed as shown in FIG. 2. Any technique for heating thelayer 14 can be used, including baking or exposure to infrared or other energy sources. - Advantageously, the
sacrificial layer 14 may be made of a material that may be decomposed by temperatures greater than those normally encountered during conventional semiconductor fabrication processes. A film that decomposes at relatively high temperatures (e.g., greater than about 260° C.) into smaller molecular weight effluents is advantageous. Advantageously, the decomposing film exhibits a high decomposition temperature and generally lower molecular weight byproducts on decomposition so that those byproducts can diffuse away through thelayer 12. - The following chart provides a list of components and their thermal decomposition temperatures (Td):
Polymer Basis or Family Td Polypropylene oxide (PPO) 325-375 C. Polymethylstyrene (PMS) 350-375 C. Polycaprolactone 325 C. Polycarbonate 325-375 C. Polyamideimide (PAI) 343 C. Polyamide-6, 6 (Nylon 6/6) 302 C. Polyphthalamide (PPA, Amodel) 350 C. Polyetherketone (PEK) 405 C. Polyethretherketone (PEEK) 399 C. Polybutyllene terephthalate (PBT) 260 C. Polyethyllene terephthalate (PET) 300 C. Polystyrene (PS) 260 C. syndiotactic-Polystyrene (syn-PS) >320 C. Polyphenylene Sulfide (PPS) 332 C. Polyether Sulfone (PES) 400 C. - In accordance with another embodiment of the present invention, the
layer 12 may be sufficiently porous to facilitate the exhaustion of the decomposedsacrificial layer 14 upon heating. A thin layer of hydrogen silsesquioxane (HSQ) or methylsilsesquioxane (MSQ) spin-on glass (SOG) may be utilized as thecapping layer 12. After being cured, the HSQ orMSQ layer 14 may be exposed to electron beam or plasma conditions to densify the HSQ or MSQ film to be like a silicon dioxide film. - In some cases, a silicon dioxide chemical vapor deposition layer may be applied as an option to seal all remaining pores in the HSQ or MSQ film for subsequent metal interconnect processes. The deposited silicon dioxide layer may enhance the mechanical properties of the HSQ or MSQ layer and/or seal the remaining pores in the HSQ or MSQ films.
- In some embodiments, the stress that is caused on the
layer 12 during decomposition may be reduced. HSQ or MSQ may be sufficiently porous to enhance the ability of the thermally decomposing polymers to diffuse out of the air gap pocket orcavity 18, through thelayer 12, without building up pressure to excessively deform thelayer 12. Thelayer 12 performance may be comparable to silicon dioxide films after electron beam or plasma treatment of thelayer 12. In some cases the mechanical performance of thelayer 12 may be enhanced by forming a sealing material, such as deposited silicon dioxide, on top-of the HSQ/MSQ layer 12. - In some cases the receiving surface may be hydrophilic while the polymer decomposing film such as those described herein may be relatively hydrophobic. Because of the energy mismatch, when the decomposing film is applied over surface irregularities, such as trenches, there may be incomplete filling of those trenches or bridging.
- As a result, it is desirable to energy match the decomposing film to the underlying surface. In other words, if the underlying surface or the polymer are not both hydrophilic or both hydrophobic, it may be desirable to convert one of the surfaces to energy match the other.
- In the case of hydrophobic decomposing polymers such as those described previously herein, it may be most feasible to simply modify a hydrophilic surface to which they are to be applied to make that surface hydrophobic. Thus, referring to FIG. 3, a
substrate 52 may be covered by anoxide 40 having atrench 44 formed therein. Asurface coating 42 may be applied to theoxide 40 to present an energy match with the decomposing film that may be applied. Thefilm 42 may convert thehydrophilic material 40 to present a more hydrophobic surface which energy matches with the applied decomposing film. - In one embodiment, the
surface 40 may be treated in the atmosphere of hexamethyldisilazane (HMDS) saturated nitrogen for 100 seconds at a temperature of 40° C. Following a cooling step, thesurface 40 may be spin coated with thesacrificial polymer 46, as shown in FIG. 4, and baked. As shown in FIG. 5, as a result of the surface treatment, the surface energy of the sacrificial material “A” better matches the surface energy of the underlying substrate “B” compared to the substrate surface energy before treatment “C”. - Other materials that may be utilized for surface energy modification include alkyl and fluoroalkyl functionalized silylhalides, alkoxysilanes, and nitrogen containing silation agents. With different types of substrates such as SiON, SiOF, carbon doped oxide (CDO), and metal, appropriate surface tension modifying agents may be utilized. These may include self-assembled monolayers (SAMs) formed from precursors including, but not limited to, thiols, sulfides, phosphates, phosphites, alkenes, chelation agents (benzotriazole (BTA), crown ethers, kryptands, cyclodextrins, poly and oligothiophenes, poly and oligoanalines) to mention a few examples.
- While the present invention has been described with respect to a limited number of embodiments, those skilled in the art will appreciate numerous modifications and variations therefrom. It is intended that the appended claims cover all such modifications and variations as fall within the true spirit and scope of this present invention.
Claims (25)
1. A method comprising:
covering a semiconductor structure with a thermally decomposing layer selected from the group consisting of polypropylene oxide, polymethylstyrene, polycaprolactone, polycarbonate, polyamideimide, polyamide-6,6, polyphthalamide, polyetherketone, polyethretherketone, polybutyllene terephthalate, polyethyllene terephthalate, polystyrene, syndiotactic-polystyrene, polyphenylene sulfide, and polyether sulfone;
forming a cover over said thermally decomposing layer; and
thermally decomposing the thermally decomposing layer underneath said cover.
2. The method of claim 1 wherein thermally decomposing includes causing the thermally decomposing layer to pass through said cover.
3. The method of claim 1 including allowing the thermally decomposing material to escape through said cover and thereafter sealing said cover.
4. The method of claim 1 including providing a thermally decomposing layer that does not decompose at temperatures below 260° C.
5. A semiconductor structure comprising:
a semiconductor support;
a thermally decomposing layer formed over said support, said layer consisting of a polymer selected from the group composed of polypropylene oxide, polymethyl-styrene, polycaprolactone, polycarbonate, polyamideimide, polyamide-6,6, polyphthalamide, polyetherketone, polyethretherketone, polybutyllene terephthalate, polyethyllene terephthalate, polystyrene, syndiotactic-polystyrene, polyphenylene sulfide, and polyether sulfone; and
a cover over said thermally decomposing layer.
6. The structure of claim 5 wherein said structure is a semiconductor wafer.
7. The structure of claim 5 wherein said thermally decomposing layer is formed of a material that decomposes at a temperature above 260° C.
8. The structure of claim 5 wherein said cover includes Silsesquioxane.
9. A method comprising:
treating a semiconductor substrate to match the surface energy of a sacrificial material; and
forming said sacrificial material over said substrate.
10. The method of claim 9 including treating the substrate to make the substrate more hydrophobic.
11. The method of claim 10 including treating the substrate to match the surface energy of a polymer, thermally decomposing film.
12. The method of claim 9 including treating the substrate with hexamethyldisilazane saturated nitrogen.
13. A semiconductor structure comprising:
a substrate;
a coating on a substrate; and
a decomposing layer formed on said substrate, said layer to match the surface energies of said substrate and said decomposing layer.
14. The structure of claim 13 wherein said decomposing layer includes a polymer.
15. The structure of claim 13 wherein said layer includes hexamethyldisilazane.
16. The structure of claim 13 wherein said decomposing layer is a decomposing layer that only decomposes at a temperature above 260° C.
17. A method comprising:
covering a semiconductor structure with a thermally decomposing layer;
forming a cover over said thermally decomposing layer including spin-on glass; and
thermally decomposing the thermally decomposing layer underneath said cover.
18. The method of claim 17 including using a silsesquioxane to form said cover.
19. The method of claim 18 including using hydrogen silsesquioxane.
20. The method of claim 18 including using methylsilsesquioxane.
21. The method of claim 17 including covering said spin-on glass with a layer of oxide.
22. A semiconductor structure comprising:
a semiconductor layer;
a thermally decomposing layer formed over said layer; and
a cover over said thermally decomposing layer, said cover including a silsesquioxane.
23. The structure of claim 22 wherein said cover includes hydrogen silsesquioxane.
24. The structure of claim 22 wherein said cover includes methylsilsesquioxane.
25. The structure of claim 22 including an oxide layer formed over said silsesquioxane.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/353,506 US20040145030A1 (en) | 2003-01-28 | 2003-01-28 | Forming semiconductor structures |
US11/485,078 US8513111B2 (en) | 2003-01-28 | 2006-07-12 | Forming semiconductor structures |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/353,506 US20040145030A1 (en) | 2003-01-28 | 2003-01-28 | Forming semiconductor structures |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/485,078 Continuation US8513111B2 (en) | 2003-01-28 | 2006-07-12 | Forming semiconductor structures |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040145030A1 true US20040145030A1 (en) | 2004-07-29 |
Family
ID=32736188
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/353,506 Abandoned US20040145030A1 (en) | 2003-01-28 | 2003-01-28 | Forming semiconductor structures |
US11/485,078 Expired - Fee Related US8513111B2 (en) | 2003-01-28 | 2006-07-12 | Forming semiconductor structures |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/485,078 Expired - Fee Related US8513111B2 (en) | 2003-01-28 | 2006-07-12 | Forming semiconductor structures |
Country Status (1)
Country | Link |
---|---|
US (2) | US20040145030A1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060084282A1 (en) * | 2004-10-18 | 2006-04-20 | International Business Machines Corporation | Porous organosilicates with improved mechanical properties |
CN103539064A (en) * | 2012-07-10 | 2014-01-29 | 无锡华润上华半导体有限公司 | Wet etching method of sacrificial layer of MEMS (Micro-electromechanical Systems) structure and MEMS structure |
US20180145035A1 (en) * | 2015-06-25 | 2018-05-24 | Intel Corporation | Doric pillar supported maskless airgap structure for capacitance benefit with unlanded via solution |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8071459B2 (en) | 2008-04-17 | 2011-12-06 | Freescale Semiconductor, Inc. | Method of sealing an air gap in a layer of a semiconductor structure and semiconductor structure |
US8530347B2 (en) | 2010-10-05 | 2013-09-10 | Freescale Semiconductor, Inc. | Electronic device including interconnects with a cavity therebetween and a process of forming the same |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5266424A (en) * | 1991-03-15 | 1993-11-30 | Mitsubishi Denki Kabushiki Kaisha | Method of forming pattern and method of manufacturing photomask using such method |
US6159842A (en) * | 1999-01-11 | 2000-12-12 | Taiwan Semiconductor Manufacturing Company | Method for fabricating a hybrid low-dielectric-constant intermetal dielectric (IMD) layer with improved reliability for multilevel interconnections |
US6603139B1 (en) * | 1998-04-16 | 2003-08-05 | Cambridge Display Technology Limited | Polymer devices |
US6610593B2 (en) * | 2000-08-31 | 2003-08-26 | Georgia Tech Research Corporation | Fabrication of semiconductor device with air gaps for ultra low capacitance interconnections and methods of making same |
US6652922B1 (en) * | 1995-06-15 | 2003-11-25 | Alliedsignal Inc. | Electron-beam processed films for microelectronics structures |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5155053A (en) * | 1991-05-28 | 1992-10-13 | Hughes Aircraft Company | Method of forming t-gate structure on microelectronic device substrate |
JPH0766287A (en) * | 1993-08-23 | 1995-03-10 | Matsushita Electric Ind Co Ltd | Semiconductor device and manufacture thereof |
US6770505B1 (en) * | 2001-09-21 | 2004-08-03 | Lsi Logic Corporation | Arrangement for measuring pressure on a semiconductor wafer and an associated method for fabricating a semiconductor wafer |
US7304388B2 (en) * | 2003-06-26 | 2007-12-04 | Intel Corporation | Method and apparatus for an improved air gap interconnect structure |
-
2003
- 2003-01-28 US US10/353,506 patent/US20040145030A1/en not_active Abandoned
-
2006
- 2006-07-12 US US11/485,078 patent/US8513111B2/en not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5266424A (en) * | 1991-03-15 | 1993-11-30 | Mitsubishi Denki Kabushiki Kaisha | Method of forming pattern and method of manufacturing photomask using such method |
US6652922B1 (en) * | 1995-06-15 | 2003-11-25 | Alliedsignal Inc. | Electron-beam processed films for microelectronics structures |
US6603139B1 (en) * | 1998-04-16 | 2003-08-05 | Cambridge Display Technology Limited | Polymer devices |
US6159842A (en) * | 1999-01-11 | 2000-12-12 | Taiwan Semiconductor Manufacturing Company | Method for fabricating a hybrid low-dielectric-constant intermetal dielectric (IMD) layer with improved reliability for multilevel interconnections |
US6610593B2 (en) * | 2000-08-31 | 2003-08-26 | Georgia Tech Research Corporation | Fabrication of semiconductor device with air gaps for ultra low capacitance interconnections and methods of making same |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060084282A1 (en) * | 2004-10-18 | 2006-04-20 | International Business Machines Corporation | Porous organosilicates with improved mechanical properties |
US7229934B2 (en) * | 2004-10-18 | 2007-06-12 | International Business Machines Corporation | Porous organosilicates with improved mechanical properties |
CN103539064A (en) * | 2012-07-10 | 2014-01-29 | 无锡华润上华半导体有限公司 | Wet etching method of sacrificial layer of MEMS (Micro-electromechanical Systems) structure and MEMS structure |
US20180145035A1 (en) * | 2015-06-25 | 2018-05-24 | Intel Corporation | Doric pillar supported maskless airgap structure for capacitance benefit with unlanded via solution |
US10593627B2 (en) * | 2015-06-25 | 2020-03-17 | Intel Corporation | Doric pillar supported maskless airgap structure for capacitance benefit with unlanded via solution |
Also Published As
Publication number | Publication date |
---|---|
US8513111B2 (en) | 2013-08-20 |
US20060255432A1 (en) | 2006-11-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7083991B2 (en) | Method of in-situ treatment of low-k films with a silylating agent after exposure to oxidizing environments | |
US7678712B2 (en) | Vapor phase treatment of dielectric materials | |
US7795148B2 (en) | Method for removing damaged dielectric material | |
US7687913B2 (en) | Recovery of hydrophobicity of low-k and ultra low-k organosilicate films used as inter metal dielectrics | |
US5607773A (en) | Method of forming a multilevel dielectric | |
US7723237B2 (en) | Method for selective removal of damaged multi-stack bilayer films | |
US20050272220A1 (en) | Ultraviolet curing process for spin-on dielectric materials used in pre-metal and/or shallow trench isolation applications | |
US7541200B1 (en) | Treatment of low k films with a silylating agent for damage repair | |
KR102166224B1 (en) | Method of fabricating semiconductor device | |
US7435676B2 (en) | Dual damascene process flow enabling minimal ULK film modification and enhanced stack integrity | |
JP2008544484A (en) | Ultraviolet curing process for spin-on dielectric materials used for premetal and / or shallow trench isolation | |
KR101040687B1 (en) | Repair and restoration of damaged dielectric materials and films | |
JP2008520100A (en) | Ultraviolet-assisted pore sealing of porous low-k dielectric films | |
JPH0729897A (en) | Manufacture of semiconductor device | |
US8513111B2 (en) | Forming semiconductor structures | |
US20060128166A1 (en) | Semiconductor device fabrication method | |
US20080064214A1 (en) | Semiconductor processing including etched layer passivation using self-assembled monolayer | |
US20170162430A1 (en) | Methods for producing integrated circuits with air gaps and integrated circuits produced from such methods | |
US6846737B1 (en) | Plasma induced depletion of fluorine from surfaces of fluorinated low-k dielectric materials | |
JPH10303295A (en) | Manufacture of semiconductor device | |
JP2000106357A (en) | Manufacture of semiconductor device and method for forming insulating film | |
US6165905A (en) | Methods for making reliable via structures having hydrophobic inner wall surfaces | |
US20060128163A1 (en) | Surface treatment of post-rie-damaged p-osg and other damaged materials | |
KR101019699B1 (en) | Method for forming dielectric layer of semiconductor device | |
KR20000027773A (en) | Method of manufacturing semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MEAGLEY, ROBERT P.;CHEN, TIAN-AN;GOODNER, MICHAEL D.;AND OTHERS;REEL/FRAME:013719/0949 Effective date: 20030124 |
|
AS | Assignment |
Owner name: INTEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:O'BRIEN, KEVIN P.;POWERS, JAMES;REEL/FRAME:014100/0973;SIGNING DATES FROM 20030422 TO 20030519 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |