KR940006208A - 열처리 방법 - Google Patents

열처리 방법 Download PDF

Info

Publication number
KR940006208A
KR940006208A KR1019930011793A KR930011793A KR940006208A KR 940006208 A KR940006208 A KR 940006208A KR 1019930011793 A KR1019930011793 A KR 1019930011793A KR 930011793 A KR930011793 A KR 930011793A KR 940006208 A KR940006208 A KR 940006208A
Authority
KR
South Korea
Prior art keywords
heat treatment
container
treatment method
process container
vessel
Prior art date
Application number
KR1019930011793A
Other languages
English (en)
Other versions
KR100248566B1 (ko
Inventor
데쓰 오사와
Original Assignee
이노우에 아키라
도오교오 에레구토론 가부시끼가이샤
이노우에 다케시
도오교오 에레구토론 도오호쿠 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이노우에 아키라, 도오교오 에레구토론 가부시끼가이샤, 이노우에 다케시, 도오교오 에레구토론 도오호쿠 가부시끼가이샤 filed Critical 이노우에 아키라
Publication of KR940006208A publication Critical patent/KR940006208A/ko
Application granted granted Critical
Publication of KR100248566B1 publication Critical patent/KR100248566B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/304Mechanical treatment, e.g. grinding, polishing, cutting
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/02Pretreatment of the material to be coated
    • C23C16/0209Pretreatment of the material to be coated by heating
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B33/00After-treatment of single crystals or homogeneous polycrystalline material with defined structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/0223Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
    • H01L21/02233Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
    • H01L21/02236Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
    • H01L21/02238Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor silicon in uncombined form, i.e. pure silicon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314Inorganic layers
    • H01L21/316Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • H01L21/3165Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation
    • H01L21/31654Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation of semiconductor materials, e.g. the body itself
    • H01L21/31658Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation of semiconductor materials, e.g. the body itself by thermal oxidation, e.g. of SiGe
    • H01L21/31662Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation of semiconductor materials, e.g. the body itself by thermal oxidation, e.g. of SiGe of silicon in uncombined form
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67098Apparatus for thermal treatment
    • H01L21/67115Apparatus for thermal treatment mainly by radiation
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/038Diffusions-staged

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Manufacturing & Machinery (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Metallurgy (AREA)
  • Materials Engineering (AREA)
  • Organic Chemistry (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Mechanical Engineering (AREA)
  • Chemical Vapour Deposition (AREA)

Abstract

프로세스튜브 내에 반도체 웨이퍼가 탑재된 웨이퍼 보트를 삽입하고, 프로세스튜브 내에 처리가스를 도입하는 열처리를 할 때에, 이 열처리에 앞서서 프로세스튜브 내를 열처리 때보다도 높은 온도로 유지하면서 열처리 때의 압력보다도 낮은 압력으로 되도록 프로세스튜브 내를 배기한다. 열처리 종료후, 프로세스튜브 내를 N2가스로 가스퍼지한다.

Description

열처리 방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 방법이 적용되는 열처리장치의 1예를 나타내는 단면도,
제2도는 본 발명의 1형태에 관계되는 열처리 방법을 채용한 경우에 있어서의 각 공정의 프로세스튜브 내의 온도 및 압력과 시간과의 관계를 나타내는 도면,
제3도는 온도를 일정하게 한 경우에 있어서의 각 공정의 프로세스 튜브 내의 온도 및 압력과 시간과의 관계를 나타내는 도면,
제4도는 본 발명의 다른 형태에 관계되는 열처리 방법을 채용한 경우에 있어서의 각 공정의 프로세스 튜브 내의 온도 및 압력과 시간과의 관계를 나타내는 도면.

Claims (15)

  1. 프로세스용기 내에 피처리체를 삽입하는 공정과 상기 프로세스용기 내에 처리가스를 도입하여 열처리를 하는 공정과; 상기 열처리 공정에 앞서서 프로세스용기 내를 상기 열처리 때보다 높은 온도로 유지하면서 상기 열처리 공정 때의 압력보다도 낮은 압력으로 되도록 프로세스용기 내를 배기하는 공정을 구비하는 열처리 방법.
  2. 제1항에 있어서, 상기 열터리는 감압분위기에서 실시하는 열처리 방법.
  3. 제2항에 있어서, 상기 열처리는 CVD처리, 산화처리, 확산처리중 어느 하나인 열처리 방법.
  4. 제1항에 있어서, 상기 열처리 공정에 앞서서, 프로세스용기 내를 열처리 온도보다도 50∼300℃ 높게 설정하는 열처리 방법.
  5. 제4항에 있어서, 상기 열처리공정에 앞서서, 프로세스용기 내를 열처리 압력보다도 10분의 1이하의 낮은 압력으로 되도록 프로세스용기 내를 배기하는 열처리 방법
  6. 제5항에 있어서, 상기 열처리공정에 앞서서, 프로세스용기내를 700℃로 설정하고, 10-6Torr까지 배기하고 그후 프로세스용기 내를 600℃, 0.1Torr로 설정하여 열처리 하는 열처리 방법.
  7. 제1항에 있어서, 열처리후, 프로세스용기 내를 가스퍼지하는 공정을 가지고 있는 열처리 방법
  8. 제1항에 있어서, 상기 피처리체는 반도체 웨이퍼를 포함하는 열처리 방법.
  9. 프로세스용기 내에 피처리체를 삽입하는 공정과; 상기 프로세스용기 내에 처리가스를 도입하여 열처리를 하는 공정과, 상기 열처리공정에 앞서서 프로세스용기 내를 상기 열처리 때보다 높은 온도로 유지하면서 상기 열처리공정 때의 압력보다 낮은 압력으로 되도록 프로세스용기 내를 배기하는 공정과: 상기 열처리 공정후에 프로세스용기 내를 배기하는 공정과, 그후 프로세스용기 내를 가스퍼지하는 공정을 구비하는 열처리 방법.
  10. 제9항에 있어서, 상기 열처리 감압분위기에서 실시되는 열처리 방법.
  11. 제10항에 있어서, 상기 열처리 CVD처리, 산화처리, 확산처리중 어느 하나인 열처리 방법.
  12. 제9항에 있어서, 상기 열처리공정에 앞서서, 프로세스용기 내를 열처리 온도보다도 50∼300℃ 높게 설정하는 열처리 방법.
  13. 제12항에 있어서, 상기 열처리공정에 앞서서 프로세스용기 내를 열처리의 압력보다도 10분의 1이하의 낮은 압력으로 되도록 프로세스용기 내를 배기하는 열처리 방법.
  14. 제13항에 있어서, 상기 열처리공정에 앞서서 프로세스용기 내를 700℃로 설정하고 10-6Torr까지 배기하고 그후 프로세스용기 내를 600℃, 0.1Torr로 설정하여 옅처리하는 열처리 방법.
  15. 제9항에 있어서, 상기 피처리체는 반도체 웨이퍼를 포함하는 열처리 방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019930011793A 1992-06-26 1993-06-26 열처리 방법 KR100248566B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP04168870A JP3121122B2 (ja) 1992-06-26 1992-06-26 熱処理方法
JP92-168870 1992-06-26

Publications (2)

Publication Number Publication Date
KR940006208A true KR940006208A (ko) 1994-03-23
KR100248566B1 KR100248566B1 (ko) 2000-03-15

Family

ID=15876095

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930011793A KR100248566B1 (ko) 1992-06-26 1993-06-26 열처리 방법

Country Status (3)

Country Link
US (1) US5296412A (ko)
JP (1) JP3121122B2 (ko)
KR (1) KR100248566B1 (ko)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5581523A (en) * 1992-11-17 1996-12-03 Seiko Epson Corporation Laser emission unit, optical head and optical memory device
JPH07225079A (ja) * 1994-02-10 1995-08-22 Sony Corp 加熱方法及び半導体装置の製造方法
US6030902A (en) * 1996-02-16 2000-02-29 Micron Technology Inc Apparatus and method for improving uniformity in batch processing of semiconductor wafers
US6198074B1 (en) * 1996-09-06 2001-03-06 Mattson Technology, Inc. System and method for rapid thermal processing with transitional heater
US6372520B1 (en) 1998-07-10 2002-04-16 Lsi Logic Corporation Sonic assisted strengthening of gate oxides
US20020102859A1 (en) * 2001-01-31 2002-08-01 Yoo Woo Sik Method for ultra thin film formation
US7235440B2 (en) * 2003-07-31 2007-06-26 Tokyo Electron Limited Formation of ultra-thin oxide layers by self-limiting interfacial oxidation
WO2005013348A2 (en) * 2003-07-31 2005-02-10 Tokyo Electron Limited Formation of ultra-thin oxide and oxynitride layers by self-limiting interfacial oxidation
US7202186B2 (en) 2003-07-31 2007-04-10 Tokyo Electron Limited Method of forming uniform ultra-thin oxynitride layers
JP2009272367A (ja) * 2008-05-01 2009-11-19 Hitachi Kokusai Electric Inc 基板処理装置

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4190470A (en) * 1978-11-06 1980-02-26 M/A Com, Inc. Production of epitaxial layers by vapor deposition utilizing dynamically adjusted flow rates and gas phase concentrations
US4438157A (en) * 1980-12-05 1984-03-20 Ncr Corporation Process for forming MNOS dual dielectric structure
US4698104A (en) * 1984-12-06 1987-10-06 Xerox Corporation Controlled isotropic doping of semiconductor materials
JP3023982B2 (ja) * 1990-11-30 2000-03-21 東京エレクトロン株式会社 成膜方法
JPH04215439A (ja) * 1990-12-14 1992-08-06 Nikko Kyodo Co Ltd GaAs単結晶基板の製造方法

Also Published As

Publication number Publication date
KR100248566B1 (ko) 2000-03-15
JP3121122B2 (ja) 2000-12-25
US5296412A (en) 1994-03-22
JPH0613326A (ja) 1994-01-21

Similar Documents

Publication Publication Date Title
KR940010185A (ko) 반도체장치 제조장치 및 로드로크실, 및 이 반도체장치 제조장치를 사용한 반도체장치의 제조방법
JPH04269822A (ja) 熱処理装置の封止構造
KR970018202A (ko) 오산화 이탄탈륨(Ta_2 O_5)유전막 커패시터 제조방법
KR940006208A (ko) 열처리 방법
KR950001953A (ko) 웨이퍼의 열처리방법
KR950008732A (ko) 실리콘막의 성막방법
JPS571232A (en) Oxide film forming device
JP3058909B2 (ja) クリーニング方法
JPH04162709A (ja) 半導体製造装置および反応処理方法
JP3207402B2 (ja) 半導体用熱処理装置および半導体基板の熱処理方法
JPH0697140A (ja) 半導体基板処理方法
KR950001931A (ko) 반도체 기판의 열처리 방법
JPS60165370A (ja) ステンレス鋼の窒化処理方法
EP1432014A3 (en) vacuum chamber purging method and apparatus
JPH0479347A (ja) ウェハキャリア
JP3440685B2 (ja) ウエハ処理装置および処理方法
JPS5737824A (en) Method and device for impurity diffusion
JP2002305190A (ja) 熱処理装置及びその清浄方法
JP2952795B2 (ja) 半導体装置の製造方法及び半導体製造装置のパージ方法
JPS63183121A (ja) 加圧式油焼入方法
JPH0485813A (ja) 真空処理装置
KR940016541A (ko) 텅스텐 폴리사이드 게이트(tungsten polycide gate)에서 수소 분위기(in low pressure tube)에서의 열처리(annealing)를 통한 불소(fluorine) 제거 방법
JPH06248329A (ja) 焼入油槽室を有する熱処理装置
JPS61101235A (ja) 真空容器の低放出ガス化法
JPH0562961A (ja) ウエハの洗浄方法

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20121121

Year of fee payment: 14

EXPY Expiration of term