KR930003369A - 메모리 모듈 - Google Patents
메모리 모듈 Download PDFInfo
- Publication number
- KR930003369A KR930003369A KR1019920013518A KR920013518A KR930003369A KR 930003369 A KR930003369 A KR 930003369A KR 1019920013518 A KR1019920013518 A KR 1019920013518A KR 920013518 A KR920013518 A KR 920013518A KR 930003369 A KR930003369 A KR 930003369A
- Authority
- KR
- South Korea
- Prior art keywords
- laminated substrate
- memory module
- line
- memory
- memory modules
- Prior art date
Links
- 239000000758 substrate Substances 0.000 claims 5
- 238000010586 diagram Methods 0.000 description 3
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
- H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/117—Pads along the edge of rigid circuit boards, e.g. for pluggable connectors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/0929—Conductive planes
- H05K2201/093—Layout of power planes, ground planes or power supply conductors, e.g. having special clearance holes therein
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/0979—Redundant conductors or connections, i.e. more than one current path between two points
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/10159—Memory
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/429—Plated through-holes specially for multilayer circuits, e.g. having connections to inner circuit layers
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Electromagnetism (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
- Semiconductor Memories (AREA)
Abstract
내용 없음.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 메모리 모듈의 실시예의 사시도이다,
제2도는 제1도의 메모리 모듈을 설명하기 위한 일부회로도이다,
제3도는 제1도의 메모리 모듈의 일부확대 단면사시도이다,
제4도는 본 발명의 메모리 모듈에 있어서의 어드레스 억세스타임(TAA)의 도면이다,
제5도는 본 발명의 메모리 모듈에 있어서의 출력인에이블 억세스타임(TOE)의 도면이다.
Claims (1)
- 적층기판의 일축 가장자리에 전극을 배열하고, 상기 적층기판의 판면에 복수의 메모리소자를 마운트한 메모리 모듈에 있어서, 상기 메모리소자의 신호용 라인의 전극은 상기 적층기판의 일측가장자리에 배열하고, 제1의 전원용 라인 몇 제1의 접지용 라인과 병렬로 접속한 제2의 전원용 라인 및 제2의 접지용 라인의 각 전극단자를 상기 메모리소자를 구동한 경웅에 상기 적층기판의 제1의 전원용 라인 및 제1의 접지용 라인에 생기는 전위분포의 진폭이 최대가 되는 장소, 혹은 그 극근방의 상기 적층기판의 판면에 설치한 것을 특징으로 하는 메모리 모듈.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP03190374A JP3082323B2 (ja) | 1991-07-30 | 1991-07-30 | メモリモジュール |
JP91-190374 | 1991-07-30 |
Publications (1)
Publication Number | Publication Date |
---|---|
KR930003369A true KR930003369A (ko) | 1993-02-24 |
Family
ID=16257118
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019920013518A KR930003369A (ko) | 1991-07-30 | 1992-07-28 | 메모리 모듈 |
Country Status (3)
Country | Link |
---|---|
US (1) | US5339269A (ko) |
JP (1) | JP3082323B2 (ko) |
KR (1) | KR930003369A (ko) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5259123A (en) * | 1991-05-15 | 1993-11-09 | Foster Wheeler Energy Corporation | Aeration rod-out assembly |
US5270964A (en) * | 1992-05-19 | 1993-12-14 | Sun Microsystems, Inc. | Single in-line memory module |
JPH09180430A (ja) * | 1995-12-28 | 1997-07-11 | Fujitsu Ltd | メモリカード |
JPH09205283A (ja) * | 1996-01-25 | 1997-08-05 | Hitachi Ltd | 半導体モジュール及びメモリモジュール |
US5757712A (en) * | 1996-07-12 | 1998-05-26 | International Business Machines Corporation | Memory modules with voltage regulation and level translation |
US6338144B2 (en) | 1999-02-19 | 2002-01-08 | Sun Microsystems, Inc. | Computer system providing low skew clock signals to a synchronous memory unit |
US6414868B1 (en) | 1999-06-07 | 2002-07-02 | Sun Microsystems, Inc. | Memory expansion module including multiple memory banks and a bank control circuit |
US6418387B1 (en) * | 1999-06-28 | 2002-07-09 | Ltx Corporation | Method of and system for generating a binary shmoo plot in N-dimensional space |
US6721185B2 (en) | 2001-05-01 | 2004-04-13 | Sun Microsystems, Inc. | Memory module having balanced data I/O contacts pads |
US9284478B2 (en) * | 2006-01-19 | 2016-03-15 | Halliburton Energy Services, Inc. | Salt of weak bronsted base and bronsted acid as gelation retarder for crosslinkable polymer compositions |
FR2953678B1 (fr) * | 2009-12-04 | 2013-05-03 | Sagem Defense Securite | Module electronique additionnel et dispositif electronique comportant un tel module |
US8322421B2 (en) | 2010-03-03 | 2012-12-04 | Halliburton Energy Services, Inc. | Lewis acid as gelation retarder for crosslinkable polymer compositions |
US20110214857A1 (en) * | 2010-03-03 | 2011-09-08 | Halliburton Energy Services, Inc. | Ammonium halide as gelation retarder for crosslinkable polymer compositions |
US8522874B2 (en) * | 2010-03-03 | 2013-09-03 | Halliburton Energy Services, Inc. | Weak organic acid as gelation retarder for crosslinkable polymer compositions |
US9090811B2 (en) | 2011-06-29 | 2015-07-28 | Halliburton Energy Services, Inc. | Gellable treatment fluids comprising amino group gel-time modifiers and methods for use thereof |
US9150781B2 (en) | 2011-06-29 | 2015-10-06 | Halliburton Energy Services, Inc. | Gellable treatment fluids comprising quaternary ammonium salt gel-time modifiers and methods for use thereof |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4577214A (en) * | 1981-05-06 | 1986-03-18 | At&T Bell Laboratories | Low-inductance power/ground distribution in a package for a semiconductor chip |
US4608592A (en) * | 1982-07-09 | 1986-08-26 | Nec Corporation | Semiconductor device provided with a package for a semiconductor element having a plurality of electrodes to be applied with substantially same voltage |
JPS59215749A (ja) * | 1983-05-24 | 1984-12-05 | Nippon Telegr & Teleph Corp <Ntt> | 半導体集積回路用低雑音パツケ−ジ |
JPS6230367U (ko) * | 1985-08-07 | 1987-02-24 | ||
KR910008099B1 (ko) * | 1988-07-21 | 1991-10-07 | 삼성반도체통신주식회사 | 메모리 칩의 파워 및 시그널라인 버싱방법 |
JPH02268439A (ja) * | 1989-04-10 | 1990-11-02 | Hitachi Ltd | 半導体集積回路装置 |
JPH07114259B2 (ja) * | 1989-10-19 | 1995-12-06 | 株式会社東芝 | 半導体記憶装置 |
-
1991
- 1991-07-30 JP JP03190374A patent/JP3082323B2/ja not_active Expired - Fee Related
-
1992
- 1992-07-28 KR KR1019920013518A patent/KR930003369A/ko not_active Application Discontinuation
- 1992-07-30 US US07/922,266 patent/US5339269A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP3082323B2 (ja) | 2000-08-28 |
US5339269A (en) | 1994-08-16 |
JPH0536923A (ja) | 1993-02-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR930003369A (ko) | 메모리 모듈 | |
KR920010613A (ko) | 3 디멘션 써킷 모듈 | |
KR920003654A (ko) | 반도체 집적회로장치 | |
KR930020513A (ko) | 전계방출형 캐소드 | |
KR920702779A (ko) | 회로 셀·어레이를 갖춘 반도체 장치 및 데이타 입출력 장치 | |
RU2000122444A (ru) | Модуль карточки с интегральной схемой для биометрических сенсоров | |
NO892593L (no) | Elektronikkmodul. | |
KR950016461A (ko) | 기판의 전 에지를 따라 연장한 단자 어레이를 갖는 가요성 배선판 및 가요성 배선판과 회로판간 접속 구조물 | |
US6329969B1 (en) | Integrated circuit for driving liquid crystal | |
KR870008316A (ko) | 반도체 기억장치 | |
KR910002116A (ko) | 반도체 장치를 위한 전압 발생회로 | |
KR970059794A (ko) | 액정 디스플레이 | |
KR870009385A (ko) | 반도체 집적회로 장치 | |
KR920003083A (ko) | 매트릭스형 표시 장치 | |
KR970067821A (ko) | 회로 접속 구조 | |
KR970701924A (ko) | 반도체 장치, 테이프 캐리어 패키지, 및 디스플레이 패널 모듈(Semiconductor device, tape carrier package, and display panel module) | |
KR880000892A (ko) | 휴대할 수 있는 기억매체 | |
KR900003886A (ko) | 반도체 메모리 장치 | |
JPS5448562A (en) | Recording head | |
KR970065700A (ko) | 전압 변환 회로를 갖는 반도체 기억장치 | |
KR850008083A (ko) | 매트릭스형 액정표시장치의 선택전극 구동회로 | |
KR920000044A (ko) | 매트릭스형 표시판넬 유닛 | |
KR970013737A (ko) | 반도체 메모리장치의 데이타 출력 드라이버 | |
KR860007666A (ko) | 복수 메모리셀 어레이용 공통 구동회로를 갖는 반도체 메모리 장치 | |
WO2001048728A3 (en) | Driving circuit for scan electrodes in an active matrix lcd |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid |