KR920702779A - 회로 셀·어레이를 갖춘 반도체 장치 및 데이타 입출력 장치 - Google Patents

회로 셀·어레이를 갖춘 반도체 장치 및 데이타 입출력 장치

Info

Publication number
KR920702779A
KR920702779A KR1019910701910A KR910701910A KR920702779A KR 920702779 A KR920702779 A KR 920702779A KR 1019910701910 A KR1019910701910 A KR 1019910701910A KR 910701910 A KR910701910 A KR 910701910A KR 920702779 A KR920702779 A KR 920702779A
Authority
KR
South Korea
Prior art keywords
electrode
cell array
column
semiconductor device
circuit cell
Prior art date
Application number
KR1019910701910A
Other languages
English (en)
Inventor
요이찌 이마무라
Original Assignee
아이지와 스스무
세이꼬 엡슨 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 아이지와 스스무, 세이꼬 엡슨 가부시끼가이샤 filed Critical 아이지와 스스무
Publication of KR920702779A publication Critical patent/KR920702779A/ko

Links

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1345—Conductors connecting electrodes to cell terminals
    • G02F1/13452—Conductors connecting driver circuitry and terminals of panels
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1345—Conductors connecting electrodes to cell terminals
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3685—Details of drivers for data electrodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/4985—Flexible insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5386—Geometry or layout of the interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0233—Improving the luminance or brightness uniformity across the screen
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05553—Shape in top view being rectangular
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01039—Yttrium [Y]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Nonlinear Science (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Mathematical Physics (AREA)
  • Optics & Photonics (AREA)
  • Geometry (AREA)
  • Theoretical Computer Science (AREA)
  • Liquid Crystal (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Wire Bonding (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

내용 없음

Description

회로 셀ㆍ어레이를 갖춘 반도체 장치 및 데이터 입출력 장치
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 실시예 1에 따르는 액정 구동용 반도체 장치의 칩을 도시하는 레이 아우트도.
제2도는 상기 칩의 TAB실장 상태를 도시하는 단면도.
제3도는 칩의 TAB실장 상태를 도시하는 평면도.

Claims (12)

  1. 실질적으로 동일한 회로 구성의 복수의 셀로 형성되는 회로 셀 어레이를 갖고, 각 셀에 관해서 외부와의 전기적 접속을 얻는 고유의 전극을 마주한 반도체 장치에 있어서, 상기 회로 셀 어레이가 반도체 칩의 주위 가장자리 영역과 그 내측 영역에 형성된 상기 전극의 열에 끼워져 비주위 가장자리 영역에 실질적으로 내장되는 것을 특징으로 하는 회로 셀 어레이를 구비한 반도체 장치.
  2. 제1항에 있어서, 상기 전극의 열과 그것에 실질적으로 평행한 칩의 변중 거리가 긴 편의 칩의 변에서 상기한 전극에 대해서 접속한 인너리이드를 갖는 것을 특징으로 하는 회로 셀 어레이를 구비한 반도체 장치.
  3. 실질적으로 동일한 회로 구성의 복수의 셀로 형성되는 회로 셀 어레이를 갖고, 각 셀에 관해서 외부와의 전기적 접속을 얻는 고유의 전극을 마주한 반도체 장치에 있어서, 상기 회로 셀 어레이가 반도체 칩을 주위 가장자리 영역과 그 내측 영역에 형성된 상기 전극의 열에 끼워진 비주위 가장자리 영역에 실질적으로 내장되어 있으며, 상기한 전극의 열과 그것에 실질적으로 평행한 칩 변중 거리가 긴편의 칩 변에서 상기한 전극에 대해 접속한 인너 리이드를 가지고, 그 인너 라이드로부터 인출 리이드 부분을 개재한 아우터 리이드축이 기판의 배선 전극에 접속되어 있는 것을 특징으로 하는 데이터, 입출력 장치.
  4. 실질적으로 동일한 회로 구성의 복수의 셀로 형성되는 회로 셀 어레이를 갖고, 각 셀에 관해서 외부와의 전기적 접속을 얻는 고유의 전극을 마주한 반도체 장치에 있어서, 상기 회로 셀 어레이는 제1 및 제2의 블록으로 분할됨과 함께, 상기 복수의 전극은 제1의 블록에 관한 제1의 전극 열 및 제2의 블록에 관한 제2의 전극 열로 분할되어, 제1의 블록에 속하는 제1의 회로 셀 어레이는 반도체 칩의 제1의 장변과 그 내측 영역에 형성된 제1의 전극 열에 끼워진 제1의 비주위 가장자리 영역에 내장되어 있음과 함께, 또한 제2의 블록에 속하는 제2의 회로 어레이는 이 반도체 칩의 제1의 장변에 마주하는 제2의 장변과 그 내측 영역에 형성된 제2의 전극 열에 끼워진 제2의 비주위 가장자리 영역에 내장되어 형성되는 것을 특징으로 하는 회로 셀 어레이를 구비한 반도체 장치.
  5. 제4항에 있어서, 상기 제1의 전극 열과 상기한 제2의 전극 열이 인접해 있는 것을 특징으로 하는 회로 셀 어레이를 구비한 반도체 장치.
  6. 제5항에 있어서, 상기 제1의 전극 열과 상기한 제2의 전극 열의 각 전극은 지그재그 형상 설치인 것을 특징으로 하는 회로 셀 어레이를 구비한 반도체 장치.
  7. 제4항 내지 제6항중의 어느 한 항에 있어서, 상기 전극 열의 배열 방향의 양단 또는 한쪽 단의 외측에 인접한 영역에는 외부와의 전기적 접속을 얻는 전원 전극 또는 접지 전극이 형성되어 있는 것을 특징으로 하는 회로 셀 어레이를 구비한 반도체 장치.
  8. 제7항에 있어서, 상기 전원 전극 또는 접지 전극에 접속하는 배선의 복수개가 상기 회로 셀 어레이의 전극 열을 주위 회전한 폐루프 접속인 것을 특징으로 하는 회로 셀 어레이를 구비한 반도체 장치.
  9. 제9항에 있어서, 상기 전원 전극 또는 접지 전극에 인접해서 상기 반도체 칩의 단변 영역에 외부와 전기적 접속을 얻는 입출력 전극의 열이 형성되어 있는 것을 특징으로 하는 회로 셀 어레이를 구비한 반도체 장치.
  10. 제9항에 있어서, 상기 회로 셀 어레이의 전극 열, 상기 전원 전극 또는 접지 전극 및 상기 입출력 전극의 열은 반도체 칩 위에서 실질적으로 1자 형상을 형성하여 이루어지는 것을 특징으로 하는 회로 셀 어레이를 구비한 반도체 장치.
  11. 제4항 내지 제10항중의 어느 한 항에 있어서, 상기 회로 셀의 전극은 양 메달린 인너 리이드에 접속되어 형성되는 것을 특징으로 하는 회로 셀 어레이를 구비한 반도체 장치.
  12. 실질적으로 동일한 회로 구성의 셀로 형성되는 회로셀 어레이를 갖고, 각 셀에 관해서 외부와의 전기적 접속을 얻는 고유의 전극을 마주한 반도체 장치에 있어서, 상기 회로 셀 어레이는 제1 및 제2의 블록으로 분할됨과 함께, 상기 복수의 전극은 제1의 블럭에 관한 제1의 전극 열 및 제2의 블록에 관한 제2의 전극 열로 분할되어, 제1의 블록에 속하는 제1의 회로 셀 어레이는 반도체 칩의 제2의 장변과 그 내의 영역에 형성된 제1의 전극 열에 끼워진 제1의 비주위 가장자리에 내장이 됨과 함께, 또한 제2의 블록에 속하는 제2의 회로 어레이는 이 반도체 칩의 제1의 장변에 마주하는 제1의 장변과 그 내의 영역에 형성된 제2의 전극 열에 끼워진 제2의 비주위 가장자리 영역에 내장되어 있으며, 상기 회로 셀의 전극은 양 매단 인너 리이드에 접속되어, 그 인너 리이드로부터 인출 리이드 부분을 개재해서 아우터 리이드축이 기판의 전극 배선에 접속되어 이루어지는 것을 특징으로 하는 데이터 입출력장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019910701910A 1990-04-24 1991-04-23 회로 셀·어레이를 갖춘 반도체 장치 및 데이타 입출력 장치 KR920702779A (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP90-108014 1990-04-24
JP10801490 1990-04-24
PCT/JP1991/000540 WO1991016656A1 (en) 1990-04-24 1991-04-23 Semiconductor device provided with circuit cell and array, and data input-output device

Publications (1)

Publication Number Publication Date
KR920702779A true KR920702779A (ko) 1992-10-06

Family

ID=14473803

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910701910A KR920702779A (ko) 1990-04-24 1991-04-23 회로 셀·어레이를 갖춘 반도체 장치 및 데이타 입출력 장치

Country Status (4)

Country Link
US (2) US5585666A (ko)
JP (2) JP3293135B2 (ko)
KR (1) KR920702779A (ko)
WO (1) WO1991016656A1 (ko)

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6683594B1 (en) * 1995-04-20 2004-01-27 Canon Kabushiki Kaisha Display apparatus and assembly of its driving circuit
US6169530B1 (en) * 1995-04-20 2001-01-02 Canon Kabushiki Kaisha Display apparatus and assembly of its driving circuit
JP3501316B2 (ja) * 1995-06-16 2004-03-02 株式会社ルネサステクノロジ 半導体装置及びその製造方法
JP3577913B2 (ja) * 1997-02-27 2004-10-20 セイコーエプソン株式会社 半導体装置、およびこれを具備する電子機器
US5915167A (en) * 1997-04-04 1999-06-22 Elm Technology Corporation Three dimensional structure memory
JPH11135687A (ja) * 1997-10-31 1999-05-21 Toshiba Corp 半導体装置
JP3908401B2 (ja) * 1998-12-22 2007-04-25 ローム株式会社 プリントヘッド用の駆動ｉｃチップおよびこれを備えたプリントヘッド
JP2000250425A (ja) * 1999-02-25 2000-09-14 Fujitsu Ltd ドライバｉｃ実装モジュール
US6201299B1 (en) * 1999-06-23 2001-03-13 Advanced Semiconductor Engineering, Inc. Substrate structure of BGA semiconductor package
JP2001034186A (ja) * 1999-07-21 2001-02-09 Rohm Co Ltd 表示装置
GB9917677D0 (en) * 1999-07-29 1999-09-29 Koninkl Philips Electronics Nv Active matrix array devices
US6784558B2 (en) * 1999-12-30 2004-08-31 Intel Corporation Semiconductor device inlcluding optimized driver layout for integrated circuit with staggered bond pads
AU4305501A (en) * 1999-12-30 2001-07-16 Intel Corporation Optimized driver layout for integrated circuits with staggered bond pads
US6577015B1 (en) * 2000-03-07 2003-06-10 Micron Technology, Inc. Partial slot cover for encapsulation process
JP3892650B2 (ja) * 2000-07-25 2007-03-14 株式会社日立製作所 液晶表示装置
US6383847B1 (en) * 2000-10-30 2002-05-07 International Business Machines Corporation Partitioned mask layout
JP3943919B2 (ja) * 2001-12-04 2007-07-11 株式会社アドバンスト・ディスプレイ 液晶表示装置及びその検査方法
KR100846464B1 (ko) 2002-05-28 2008-07-17 삼성전자주식회사 비정질실리콘 박막 트랜지스터-액정표시장치 및 그 제조방법
JP4006284B2 (ja) * 2002-07-17 2007-11-14 株式会社 日立ディスプレイズ 液晶表示装置
JP2004145011A (ja) * 2002-10-24 2004-05-20 Seiko Epson Corp 配線基板、回路基板、電気光学装置及びその製造方法、電子機器
JP4462883B2 (ja) * 2003-09-22 2010-05-12 日本電気株式会社 半導体装置および表示装置
KR101022278B1 (ko) * 2003-12-15 2011-03-21 삼성전자주식회사 구동 칩 및 이를 갖는 표시장치
KR101126343B1 (ko) * 2004-04-30 2012-03-23 엘지디스플레이 주식회사 일렉트로-루미네센스 표시장치
JP4291209B2 (ja) * 2004-05-20 2009-07-08 エルピーダメモリ株式会社 半導体装置の製造方法
JP4650343B2 (ja) * 2005-07-15 2011-03-16 セイコーエプソン株式会社 電気光学装置及び電子機器
US20080102264A1 (en) * 2006-10-31 2008-05-01 Motorola, Inc. Attachment of integrated circuit chip to display screen
JP2008164787A (ja) 2006-12-27 2008-07-17 Epson Imaging Devices Corp 液晶表示装置
KR101387922B1 (ko) * 2007-07-24 2014-04-22 삼성디스플레이 주식회사 구동 칩, 이를 갖는 구동 칩 패키지 및 표시 장치
JP2008077106A (ja) * 2007-11-26 2008-04-03 Hitachi Ltd 表示装置
JP4775408B2 (ja) * 2008-06-03 2011-09-21 ソニー株式会社 表示装置、表示装置における配線のレイアウト方法および電子機器
JP2010123910A (ja) * 2008-10-21 2010-06-03 Renesas Electronics Corp Ｔｃｐ型半導体装置及びそのテスト方法
JP5580981B2 (ja) * 2008-11-21 2014-08-27 ラピスセミコンダクタ株式会社 半導体素子及び半導体装置
JP5270497B2 (ja) 2009-09-02 2013-08-21 シャープ株式会社 半導体装置およびその電力供給方法
KR101298156B1 (ko) * 2010-04-13 2013-08-20 주식회사 실리콘웍스 드라이버 집적회로 칩
JP6055275B2 (ja) * 2012-11-05 2016-12-27 ローム株式会社 半導体集積回路装置および電子機器
KR102251231B1 (ko) 2014-09-16 2021-05-12 엘지디스플레이 주식회사 구동 칩 패키지 및 이를 포함하는 표시장치

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5117886A (ko) * 1974-07-31 1976-02-13 Kyowa Electric & Chemical
JPS605059B2 (ja) * 1975-04-09 1985-02-08 日本電気株式会社 大規模半導体集積回路
US4535531A (en) * 1982-03-22 1985-08-20 International Business Machines Corporation Method and resulting structure for selective multiple base width transistor structures
JPS61123868A (ja) * 1984-11-21 1986-06-11 キヤノン株式会社 パネル基板の位置合せ保証方法
EP0204177A1 (de) * 1985-05-31 1986-12-10 Siemens Aktiengesellschaft Anschlussanordnung für einen integrierten Halbleiterschaltkreis
US4811081A (en) * 1987-03-23 1989-03-07 Motorola, Inc. Semiconductor die bonding with conductive adhesive
JP2594988B2 (ja) * 1987-11-27 1997-03-26 株式会社日立製作所 半導体集積回路装置の動作電位供給配線の配線設計方法
JPH0783036B2 (ja) * 1987-12-11 1995-09-06 三菱電機株式会社 キヤリアテープ
JPH0748502B2 (ja) * 1988-05-13 1995-05-24 三菱電機株式会社 半導体装置の製造方法
JP2871696B2 (ja) * 1988-06-30 1999-03-17 日本電気株式会社 集積回路装置
JP2668981B2 (ja) * 1988-09-19 1997-10-27 富士通株式会社 半導体集積回路
US5208782A (en) * 1989-02-09 1993-05-04 Hitachi, Ltd. Semiconductor integrated circuit device having a plurality of memory blocks and a lead on chip (LOC) arrangement
JPH02234085A (ja) * 1989-03-08 1990-09-17 Mitsubishi Electric Corp 半導体装置
US5430325A (en) * 1992-06-30 1995-07-04 Rohm Co. Ltd. Semiconductor chip having dummy pattern

Also Published As

Publication number Publication date
JP3293135B2 (ja) 2002-06-17
US6204567B1 (en) 2001-03-20
WO1991016656A1 (en) 1991-10-31
JP2000349239A (ja) 2000-12-15
US5585666A (en) 1996-12-17

Similar Documents

Publication Publication Date Title
KR920702779A (ko) 회로 셀·어레이를 갖춘 반도체 장치 및 데이타 입출력 장치
KR960035091A (ko) 표시 장치
US4513307A (en) CMOS/SOS transistor gate array apparatus
KR970019784A (ko) 프린트배선판과 플랫패널 디스플레이 구동회로용 프린트배선판 및 플랫패널 디스플레이장치
BR9712107A (pt) Módulo de chip e processo para a fabricação de um módulo de chip.
KR940001335A (ko) 반도체 집적 회로 장치
KR840005920A (ko) 반도체 집적회로 장치
CN110221462B (zh) 显示面板、驱动器及软性电路板
JPH03165061A (ja) 半導体集積回路装置
KR900010968A (ko) 반도체 집적회로 장치
KR910013512A (ko) 반도체 집적회로 장치
DE3482719D1 (de) Halbleiterelement und herstellungsverfahren.
KR840006560A (ko) 마스터 슬라이스 반도체장치
JP2001094053A5 (ja) 半導体チップおよび液晶表示装置
KR950010861B1 (ko) 반도체장치용 패키지
KR970701924A (ko) 반도체 장치, 테이프 캐리어 패키지, 및 디스플레이 패널 모듈(Semiconductor device, tape carrier package, and display panel module)
KR860002129A (ko) 다중 배선용 용량 결합된 전극들을 갖는 가스방전 표시판넬
KR930003235A (ko) 마스터 슬라이스형 반도체 집적회로 장치의 기본셀 형성을 위한 트랜지스터 배치와 마스터 슬라이스형 반도체 집적회로 장치
KR880004413A (ko) 액정표시 장치
KR101061278B1 (ko) Ｃｏｆ 기판
KR890002892A (ko) 불휘발성 반도체기어장치
KR100303222B1 (ko) 게이트어레이lsi
KR920003568A (ko) 반도체 집적회로장치 및 셀의 배치배선방법
KR910019222A (ko) 고집적 반도체 장치 및 이를 사용한 반도체 모듈
KR100261901B1 (ko) 클럭 드라이버 회로 및 반도체 집적 회로 장치

Legal Events

Date Code Title Description
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid