KR920008842A - 반도체 기판 상에서 도우핑된 폴리시드층을 생성시키는 방법 - Google Patents
반도체 기판 상에서 도우핑된 폴리시드층을 생성시키는 방법 Download PDFInfo
- Publication number
- KR920008842A KR920008842A KR1019910018777A KR910018777A KR920008842A KR 920008842 A KR920008842 A KR 920008842A KR 1019910018777 A KR1019910018777 A KR 1019910018777A KR 910018777 A KR910018777 A KR 910018777A KR 920008842 A KR920008842 A KR 920008842A
- Authority
- KR
- South Korea
- Prior art keywords
- layer
- region
- silicon
- layers
- mask
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 10
- 239000000758 substrate Substances 0.000 title claims 12
- 239000004065 semiconductor Substances 0.000 title claims 3
- 229910052751 metal Inorganic materials 0.000 claims abstract 21
- 239000002184 metal Substances 0.000 claims abstract 21
- 238000002513 implantation Methods 0.000 claims abstract 12
- 229910021332 silicide Inorganic materials 0.000 claims abstract 11
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims abstract 9
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract 7
- 229920005591 polysilicon Polymers 0.000 claims abstract 7
- 239000002019 doping agent Substances 0.000 claims abstract 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims 15
- 229910052710 silicon Inorganic materials 0.000 claims 15
- 239000010703 silicon Substances 0.000 claims 15
- 229920002120 photoresistant polymer Polymers 0.000 claims 11
- 150000002500 ions Chemical class 0.000 claims 5
- 238000010438 heat treatment Methods 0.000 claims 4
- 238000002955 isolation Methods 0.000 claims 4
- 239000000463 material Substances 0.000 claims 3
- 125000006850 spacer group Chemical group 0.000 claims 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims 2
- 229910052581 Si3N4 Inorganic materials 0.000 claims 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims 2
- 239000007943 implant Substances 0.000 claims 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 claims 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims 2
- 229910052814 silicon oxide Inorganic materials 0.000 claims 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 claims 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims 1
- 230000015572 biosynthetic process Effects 0.000 claims 1
- 229910052796 boron Inorganic materials 0.000 claims 1
- 238000006243 chemical reaction Methods 0.000 claims 1
- 229910017052 cobalt Inorganic materials 0.000 claims 1
- 239000010941 cobalt Substances 0.000 claims 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 claims 1
- 239000013078 crystal Substances 0.000 claims 1
- 230000008021 deposition Effects 0.000 claims 1
- 230000000873 masking effect Effects 0.000 claims 1
- 150000002739 metals Chemical class 0.000 claims 1
- 229910052750 molybdenum Inorganic materials 0.000 claims 1
- 239000011733 molybdenum Substances 0.000 claims 1
- 229910052759 nickel Inorganic materials 0.000 claims 1
- 230000003647 oxidation Effects 0.000 claims 1
- 238000007254 oxidation reaction Methods 0.000 claims 1
- 229910052697 platinum Inorganic materials 0.000 claims 1
- 239000013589 supplement Substances 0.000 claims 1
- 229910052719 titanium Inorganic materials 0.000 claims 1
- 239000010936 titanium Substances 0.000 claims 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims 1
- 229910052721 tungsten Inorganic materials 0.000 claims 1
- 239000010937 tungsten Substances 0.000 claims 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 claims 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3215—Doping the layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28035—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
- H01L21/28044—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer
- H01L21/28052—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer the conductor comprising a silicide layer formed by the silicidation reaction of silicon with a metal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823835—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes silicided or salicided gate conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
- H01L27/0928—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors comprising both N- and P- wells in the substrate, e.g. twin-tub
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Electrodes Of Semiconductors (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Recrystallisation Techniques (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
내용 없음
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제4도는 10도는 전반적인 p+-게이트 살리시드-CMOS공정을 나타낸 도면.
Claims (13)
- (a)단결정이 아닌 실리콘층(12,12a)를 반도체 기판(11)상에서 생성시키고, (b)실리콘(12,12a)을 예비 도우핑시키고, (c)금속 실리드층(13a)을 실리콘층(12,12a)상에서 생성시키고, 이와같이해서 실리콘과 금속 실리드로 이루어진 폴리시드층(14)을 형성시키고, (d)이것의 형성후, 폴리시드층(14)을 이식(15)의 도움으로 최종값의 도펀트 농도까지 도우핑시키는 단계로 이루어지는, 반도체 기판상에서 도우핑된 폴리시드층을 생성시키는 방법.
- 제1항에 있어서, 실리콘층(12,12a)이 폴리실리콘층으로서 생성됨을 특징으로 하는 방법.
- 제1항 또는 2항에 있어서, 금속 실리시드층(13a)이 티탄, 텅스텐, 몰리브텐, 코발트, 니켈 및 플라티눔중 하나이상의 금속의 실리시드를 함유함을 특징으로 하는 방법.
- 제1항 내지 3항중 어느 한 항에 있어서, (a)금속층(13)을 실리콘층(12)에 용착시키고, (b)열처리의 도움으로, 실리콘층 일부를 그 위에 용착된 금속층(13)과의 반응에 의해 금속 실리시드층(13a)으로 전환시키는 단계를 포함함을 특징으로 하는 방법.
- 제4항에 있어서, (a)열처리하는 동안 금속 실리시드를 형성하기 위해 금속층(340,540)과 반응하지 않는 재료로 구성된, 표면 가리움 구조물(24,31,44,51)이 용착되는 실리콘 기판(21,41)을 반도체 기판으로 사용하고, (b)실리콘층(26,46)을 금속층(340,540)의 용착전에 구성하고, (c)금속층(340,540)을 실리콘층(26,46), 가리움 구조물(24,31,44,51) 및 기판의 노출된 영역의 전체 표면위에 용착시켜서, 열처리하는 동안 실리콘층(26.46) 및 기판의 노출된 영역의 표면에서 금속 실리시드를 형성시키면서, 비반응된 금속을 가리움 구조물(24,31,44,51)상에 본래대로 유지시키는 단계를 포함함을 특징으로 하는 방법.
- 제5항에 있어서, (a)단리층(25,45)에서 실리콘층(26,46)을 갖는 공통 모서리를 갖도록 구조된 단리층(25,45)을 최소한 기판(21,41)과 실리콘층(26,46)상이의 실리콘층(26,46)의 한 영역에서 생성시키고, (b)금속층(340,540)을 용착시키기전에, 열처리하는 동안 금속실리시드를 형성시키기 위해 금속층(340,540)과 반응하지 않는 단리재료로 만들어진 스페이서(31,51)를 모서리에서 생성시키는 단계를 포함함을 특징으로 하는 방법.
- 제6항에 있어서, 가리움 구조물(24,44) 및 스페이서(31,51)가 산화실리콘과 질화실리콘중 하나이상의 재료를 함유함을 특징으로 하는 방법.
- 제6항 또는 제7항에 있어서, 단리층(25,45)상에 용착된 구조된 실리콘층(26,46)의 적어도 일부가 게이트 전극(26b,46b)을 형성하고 그 아래에 용착된 단리층(25,45)이 MOS트랜지스터용 게이트 유전체를 형성하며, MOS트랜지스터에 대한 원 및 드레인 영역(36,56)이 이식하는 동안 기판에서 형성되어 폴리시드층(26b,34,46b,54)을 도우핑시키는 것을 특징으로 하는 방법.
- 제8항에 있어서, ⒜제1전도형의 제1터브(22) 및 제1터브 반대쪽의 제2전도형의 제2터브(23)를 기판(21)에서 생성시키고, ⒝필드 산화물 영역(24)의 도움으로, 제1MOS트랜지스터를 받아들이기 위한 제1영역을 제1터브(22)에서 한정하고, 제1영역을 보충하는 제1MOS트랜지스터를 받아들이기 위한 제2영역을 제2터브(23)에서 한정하고, ⒞게이트 산화물층(25)을 제1영역 및 제2영역의 표면에서 생성시킨후, 제1전도형의 도우핑된 폴리실리콘층(26)을 전체 표면위에서 생성시키고, 그 위에서 산화실리콘과 질화실리콘중 하나이상의 재료를 함유하는 덮개층(27)을 생성시키고, ⒟폴리실리콘층(26)을 구성함으로써 제1MOS트랜지스터용 제1게이트 전극(26a) 및 제2MOS트랜지스터용 제2게이트 전극(26b)을 형성시키고, 제1게이트 전극(26b) 및 제2게이트 전극(26b)의 모서리에서 스페이서(31)을 형성한후, 단지 덮혀지지않은 제1영역을 남기는 제1포토레지트 마스크(29)를 생성시키고, ⒠이식 마스크로서 제1포토레지스트 마스크(29) 및 제1게이트 전극(26a)를 사용하는 제2전도형의 도우핑이온의 이식에 의해 제1MOS트랜지스터에 대한 제1원 및 드레인 영역(33)을 형성시킨후, 제1포토레지스트 마스크(29)을 제거하고, ⒡덮개층(27)을 제거한후, 금속층(340)을 전체 표면위에 용착시키고 열처리하여 금속 실리시드를 형성시키고, ⒢이식 마스크로서 단지 덮혀지지 않은 제2영역을 남기는 제2포토레지스트 마스트(35)를 사용하여, 제1전도형의 도우핑 이온에 의한 이식을 수행하여 제2게이트 전극(26b)에서의 도펀트의 최종 농도를 조절하고 제2MOS트랜지스터에 대한 제2원/드레인영역(36)을 형성시키고, ⒣제2포토레지스트 마스크(35)를 제거한후, 중간 산화물층(37)을 전체 표면위에서 생성시키는 단계를 포함함을 특징으로 하는 방법.
- 제8항에 있어서, ⒜제1전도형의 제1터브(42) 및 제1터브 반대쪽의 제2전도형의 제2터브(43)를 기판(41)에서 생성시키고, ⒝필드 산화물 여역(44)의 도움으로, 제1MOS트랜지스터를 받아들이기 위해 제1영역을 제1터브(42)에서 한정하고, 제1영역을 보충하는 제1MOS트랜지스터를 받아들이기 위해 제2영역을 제2터브(43)에서 한정하고, ⒞게이트 산화물층(45)을 제1영역 및 제2영역의 표면에서 생성시킨 후, 제1전도형의 제2영역에서 이식에 의해 이식 마스크로서 단지 덮혀지지 않는 제2영역을 남기는 제1포토레지스트 마스크(47)를 사용하여 도우핑된 전체 표면위에서 폴리실리콘층(46)을 형성시키고, ⒟제1포토레지스트 마스크(47)을 제거하고, 폴리실리콘층(26)을 구성함으로써 제1MOS트랜지스터용 제1게이트 전극(46a) 및 제2MOS트랜지스터용 제2게이트 전극(46b)을 형성시키고, 제1게이트 전극(46a) 및 제2게이트 전극 (46b)의 모서리에서 모서리 덮개층(51)을 형식시킨 후, 단지 덮혀지지 않는 제1영역을 남기는 제2포토레지트 마스크(49)을 생성시키고, ⒠제1MOS트랜지스터에 대한 제1원 및 드레인 영역을 형성시키고, 이식 마스크로서 제2모토레지스트 마스크(49)를 사용하는 제2전도형의 도우핑 이온의 이식에 의해 제1게이트 전극(46a)을 도우핑 시킨후, 제2포토레지스트 마스크(49)를 제거하고, 레지스트 마스크(29)을 제거하고, ⒡금속층(340)을 전체 표면위에 용착시킨후, 열처리하여 금속 실리시드를 형성시키고, ⒢이식 마스크로서 단지 덮혀지지 않는 제3영역을 남기는 제2포토레지스트 마스크(55)를 사용하여, 제1전도형의 도우핑 이온의 이식을 수행하여 제2게이트 전극(46b)에서의 도펀트의 최종농도를 조절하고 제2MOS트랜지스터에 대한 제2원/드레인 영역(56)을 형성시키고, ⒣제3포토레지스트 마스크(35)를 제거한후, 중간 산화물층(37)을 전체 표면위에서 생성시키는 단계를 포함함을 특징으로 하는 방법.
- 제9항 또는 제10항에 있어서, 제1원 및 드레인 영역(30,33,50,53)의 이식이 LDD형태로 2단계로 수행됨을 특징으로 하는 방법.
- 제9항 내지 11항중 어느 한 항에 있어서, 제2원 및 드레인 영역의 LDD이식이 제1전도형의 도우핑된 이온으로 이식함으로써 이식 마스크로서 단지 덮혀지지 않은 제2영역을 남기는 그밖의 포토레지스트 마스크를 사용하는 스페이서의 생성전에 이루어짐을 특징으로 하는 방법.
- 제9항 내지 12항에 있어서, 제1전도형의 도우핑된 영역이 붕소 및 BF2중 하나이상의 도펀트에 의해 도우핑됨을 특징으로 하는 방법.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP90120324A EP0482232B1 (de) | 1990-10-23 | 1990-10-23 | Verfahren zur Herstellung einer dotierten Polyzidschicht auf einem Halbleitersubstrat |
EP90120324.0 | 1990-10-23 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR920008842A true KR920008842A (ko) | 1992-05-28 |
KR100241170B1 KR100241170B1 (ko) | 2000-03-02 |
Family
ID=8204644
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019910018777A KR100241170B1 (ko) | 1990-10-23 | 1991-10-23 | 반도체 기판 상에 도핑된 폴리시드층을 생성시키는 방법 |
Country Status (6)
Country | Link |
---|---|
US (1) | US5190888A (ko) |
EP (1) | EP0482232B1 (ko) |
JP (1) | JP3153587B2 (ko) |
KR (1) | KR100241170B1 (ko) |
AT (1) | ATE139058T1 (ko) |
DE (1) | DE59010362D1 (ko) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100365937B1 (ko) * | 1995-12-29 | 2003-03-03 | 주식회사 하이닉스반도체 | 구리금속배선형성방법 |
KR100462667B1 (ko) * | 2000-12-11 | 2004-12-20 | 샤프 가부시키가이샤 | 반도체장치 및 그의 제조방법 |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3395263B2 (ja) * | 1992-07-31 | 2003-04-07 | セイコーエプソン株式会社 | 半導体装置およびその製造方法 |
JPH07312353A (ja) * | 1994-05-17 | 1995-11-28 | Fuji Electric Co Ltd | 半導体装置の製造方法 |
US5416038A (en) * | 1994-05-25 | 1995-05-16 | United Microelectronics Corporation | Method for producing semiconductor device with two different threshold voltages |
US5824577A (en) * | 1995-02-16 | 1998-10-20 | National Semiconductor Corporation | MOSFET with reduced leakage current |
JPH08264660A (ja) * | 1995-03-24 | 1996-10-11 | Nec Corp | 半導体装置の製造方法 |
US5759886A (en) * | 1995-09-28 | 1998-06-02 | National Semiconductor Corporation | Method for forming a layer of metal silicide over the gates of a surface-channel CMOS device |
US6028339A (en) * | 1996-08-29 | 2000-02-22 | International Business Machines Corporation | Dual work function CMOS device |
US5770490A (en) * | 1996-08-29 | 1998-06-23 | International Business Machines Corporation | Method for producing dual work function CMOS device |
KR100268920B1 (ko) * | 1997-04-21 | 2000-12-01 | 김영환 | 반도체소자의제조방법 |
US5956584A (en) * | 1998-03-30 | 1999-09-21 | Texas Instruments - Acer Incorporated | Method of making self-aligned silicide CMOS transistors |
JPH11330385A (ja) * | 1998-05-20 | 1999-11-30 | Mitsumi Electric Co Ltd | Cmosデバイス |
KR100308133B1 (ko) * | 1999-01-12 | 2001-09-26 | 김영환 | 듀얼 게이트 모스 트랜지스터 제조방법 |
JP3235583B2 (ja) * | 1999-01-19 | 2001-12-04 | 日本電気株式会社 | 半導体装置の製造方法 |
US6614082B1 (en) * | 1999-01-29 | 2003-09-02 | Micron Technology, Inc. | Fabrication of semiconductor devices with transition metal boride films as diffusion barriers |
JP2001148428A (ja) * | 1999-11-18 | 2001-05-29 | Toshiba Microelectronics Corp | 半導体装置 |
US7145191B1 (en) * | 2000-03-31 | 2006-12-05 | National Semiconductor Corporation | P-channel field-effect transistor with reduced junction capacitance |
US6812529B2 (en) * | 2001-03-15 | 2004-11-02 | Micron Technology, Inc. | Suppression of cross diffusion and gate depletion |
US6544888B2 (en) * | 2001-06-28 | 2003-04-08 | Promos Technologies, Inc. | Advanced contact integration scheme for deep-sub-150 nm devices |
JP3781666B2 (ja) * | 2001-11-29 | 2006-05-31 | エルピーダメモリ株式会社 | ゲート電極の形成方法及びゲート電極構造 |
US6770932B2 (en) * | 2002-07-10 | 2004-08-03 | Kabushiki Kaisha Toshiba | Semiconductor memory device having a memory region and a peripheral region, and a manufacturing method thereof |
US7179700B2 (en) * | 2004-07-21 | 2007-02-20 | Freescale Semiconductor, Inc. | Semiconductor device with low resistance contacts |
JP2007158220A (ja) * | 2005-12-08 | 2007-06-21 | Matsushita Electric Ind Co Ltd | 半導体装置の製造方法 |
US10504899B2 (en) * | 2017-11-30 | 2019-12-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Transistors with various threshold voltages and method for manufacturing the same |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IT1213120B (it) * | 1984-01-10 | 1989-12-14 | Ates Componenti Elettron | Processo per la fabbricazione di transistori mos complementari a basse tensioni di soglia in circuiti integrati ad alta densita' e struttura da esso risultante. |
US4555842A (en) * | 1984-03-19 | 1985-12-03 | At&T Bell Laboratories | Method of fabricating VLSI CMOS devices having complementary threshold voltages |
US4640844A (en) * | 1984-03-22 | 1987-02-03 | Siemens Aktiengesellschaft | Method for the manufacture of gate electrodes formed of double layers of metal silicides having a high melting point and doped polycrystalline silicon |
US4740479A (en) * | 1985-07-05 | 1988-04-26 | Siemens Aktiengesellschaft | Method for the manufacture of cross-couplings between n-channel and p-channel CMOS field effect transistors of static write-read memories |
US4808548A (en) * | 1985-09-18 | 1989-02-28 | Advanced Micro Devices, Inc. | Method of making bipolar and MOS devices on same integrated circuit substrate |
US4782033A (en) * | 1985-11-27 | 1988-11-01 | Siemens Aktiengesellschaft | Process for producing CMOS having doped polysilicon gate by outdiffusion of boron from implanted silicide gate |
US5059546A (en) * | 1987-05-01 | 1991-10-22 | Texas Instruments Incorporated | BICMOS process for forming shallow NPN emitters and mosfet source/drains |
US4816423A (en) * | 1987-05-01 | 1989-03-28 | Texas Instruments Incorporated | Bicmos process for forming shallow npn emitters and mosfet source/drains |
US4933994A (en) * | 1987-06-11 | 1990-06-19 | General Electric Company | Method for fabricating a self-aligned lightly doped drain semiconductor device with silicide |
JPH01238144A (ja) * | 1988-03-18 | 1989-09-22 | Sony Corp | 半導体装置の製造方法 |
US4912061A (en) * | 1988-04-04 | 1990-03-27 | Digital Equipment Corporation | Method of forming a salicided self-aligned metal oxide semiconductor device using a disposable silicon nitride spacer |
-
1990
- 1990-10-23 AT AT90120324T patent/ATE139058T1/de not_active IP Right Cessation
- 1990-10-23 EP EP90120324A patent/EP0482232B1/de not_active Expired - Lifetime
- 1990-10-23 DE DE59010362T patent/DE59010362D1/de not_active Expired - Lifetime
-
1991
- 1991-10-17 US US07/779,408 patent/US5190888A/en not_active Expired - Lifetime
- 1991-10-18 JP JP29814691A patent/JP3153587B2/ja not_active Expired - Lifetime
- 1991-10-23 KR KR1019910018777A patent/KR100241170B1/ko not_active IP Right Cessation
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100365937B1 (ko) * | 1995-12-29 | 2003-03-03 | 주식회사 하이닉스반도체 | 구리금속배선형성방법 |
KR100462667B1 (ko) * | 2000-12-11 | 2004-12-20 | 샤프 가부시키가이샤 | 반도체장치 및 그의 제조방법 |
Also Published As
Publication number | Publication date |
---|---|
ATE139058T1 (de) | 1996-06-15 |
JP3153587B2 (ja) | 2001-04-09 |
EP0482232A1 (de) | 1992-04-29 |
US5190888A (en) | 1993-03-02 |
EP0482232B1 (de) | 1996-06-05 |
KR100241170B1 (ko) | 2000-03-02 |
JPH04263422A (ja) | 1992-09-18 |
DE59010362D1 (de) | 1996-07-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR920008842A (ko) | 반도체 기판 상에서 도우핑된 폴리시드층을 생성시키는 방법 | |
US6060345A (en) | Method of making NMOS and PMOS devices with reduced masking steps | |
US5933721A (en) | Method for fabricating differential threshold voltage transistor pair | |
KR920001754A (ko) | Mos 트랜지스터용 다층 게이트 전극을 제조하는 방법 | |
KR950021525A (ko) | 얕은 접합의 소오스/드레인 영역과 실리사이드를 갖는 모스트랜지스터의 제조방법 | |
KR960035908A (ko) | 모스 전계효과 트랜지스터의 제조방법 | |
US4075754A (en) | Self aligned gate for di-CMOS | |
KR910013450A (ko) | 전력-mos 반도체 디바이스를 제조하기위한 프로세스 및 디바이스 | |
US20030111689A1 (en) | Process for the selective formation of salicide on active areas of MOS devices | |
KR970023872A (ko) | 모스 트랜지스터의 제조방법 | |
KR100267398B1 (ko) | 실리사이드 형성 방법 및 이를 이용한 반도체소자 제조 방법 | |
KR100329749B1 (ko) | 반도체소자의코발트실리사이드막을이용한모스트랜지스터형성방법 | |
KR970008575A (ko) | 상보형 mos 트랜지스터의 제조방법 | |
KR940016961A (ko) | 모스(mos) 트랜지스터 및 그 제조 방법 | |
KR100204014B1 (ko) | 모스트랜지스터 및 그 제조방법 | |
JP3366709B2 (ja) | Mosトランジスタの製造方法 | |
KR20000000858A (ko) | 이중 스페이서를 이용한 자기 정렬 실리사이드 공정 | |
KR100214854B1 (ko) | 마스크 롬의 제조방법 | |
KR960035923A (ko) | 반도체 소자의 제조방법 | |
KR970000463B1 (ko) | 트랜치를 이용한 mosfet 및 그 제조방법 | |
KR960006079A (ko) | 박막트랜지스터 제조 방법 | |
KR960035926A (ko) | 저도핑 드레인 구조의 박막 트랜지스터 제조 방법 | |
KR920015619A (ko) | 엘리베이티드 소스/드레인형 mos fet의 제조방법 | |
KR960026959A (ko) | 저도핑 드레인(ldd) 구조의 모스 트랜지스터 및 그 제조방법 | |
KR960035915A (ko) | 반도체 소자의 트랜지스터 제조 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20101026 Year of fee payment: 12 |
|
EXPY | Expiration of term |