KR890015394A - 부식이 감소된 리드 프레임 및 이의 제조방법 - Google Patents
부식이 감소된 리드 프레임 및 이의 제조방법 Download PDFInfo
- Publication number
- KR890015394A KR890015394A KR1019890003825A KR890003825A KR890015394A KR 890015394 A KR890015394 A KR 890015394A KR 1019890003825 A KR1019890003825 A KR 1019890003825A KR 890003825 A KR890003825 A KR 890003825A KR 890015394 A KR890015394 A KR 890015394A
- Authority
- KR
- South Korea
- Prior art keywords
- lead frame
- layer
- base material
- nickel
- reduction potential
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49579—Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
- H01L23/49582—Metallic layers on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/3201—Structure
- H01L2224/32012—Structure relative to the bonding area, e.g. bond pad
- H01L2224/32014—Structure relative to the bonding area, e.g. bond pad the layer connector being smaller than the bonding area, e.g. bond pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48663—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/48664—Palladium (Pd) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
- H01L2224/85207—Thermosonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85463—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/85464—Palladium (Pd) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01044—Ruthenium [Ru]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01076—Osmium [Os]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01077—Iridium [Ir]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S428/00—Stock material or miscellaneous articles
- Y10S428/922—Static electricity metal bleed-off metallic stock
- Y10S428/9265—Special properties
- Y10S428/929—Electrical contact feature
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/12—All metal or with adjacent metals
- Y10T428/12493—Composite; i.e., plural, adjacent, spatially distinct metal components [e.g., layers, joint, etc.]
- Y10T428/12771—Transition metal-base component
- Y10T428/12861—Group VIII or IB metal-base component
- Y10T428/12875—Platinum group metal-base component
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/12—All metal or with adjacent metals
- Y10T428/12493—Composite; i.e., plural, adjacent, spatially distinct metal components [e.g., layers, joint, etc.]
- Y10T428/12771—Transition metal-base component
- Y10T428/12861—Group VIII or IB metal-base component
- Y10T428/12903—Cu-base component
- Y10T428/1291—Next to Co-, Cu-, or Ni-base component
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/12—All metal or with adjacent metals
- Y10T428/12493—Composite; i.e., plural, adjacent, spatially distinct metal components [e.g., layers, joint, etc.]
- Y10T428/12771—Transition metal-base component
- Y10T428/12861—Group VIII or IB metal-base component
- Y10T428/12944—Ni-base component
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Electroplating Methods And Accessories (AREA)
Abstract
내용 없음
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제 3 도는 본 발명의 리드 프레임의 단면도.
Claims (23)
- 반도체 집적회로에 전기적 접촉을 제공하기 위한 리드 프레임에 있어서, 다수의 리드가 각각, 제 1 표준 환원 전위를 갖고 있는 모재 영역, 상부에 제 2 표준 환원 전위를 갖고 있고 모재 영역으로부터 분리된 상부층, 모재 영역과, 모재 이온이 갈바니 전위력 상태하에서 이동할 수 있게 하는 상부 층 사이에 배치된 중간층, 및 이온이 상부층에 전기적으로 끌어 당겨지지 않도록 중간층 양단의 갈바니 전위를 감소시키기 위해 모재 영역과 중간층 사이에 배치된 분리층으로 구성된 것을 특징으로 하는 리드 프레임.
- 제 1 항에 있어서, 분리 층과 모재 사이의 스트라이크 층을 포함하는 것을 특징으로 하는 리드 프레임.
- 제 2 항에 있어서, 스트라이크 층을 니켈 물질로 구성된 것을 특징으로 하는 리드 프레임.
- 제 3 항에 있어서, 니켈 층이 5마이크로인치(1.27×10-5㎝)이하의 두께를 갖는 것을 특징으로 하는 리드 프레임.
- 제 3 항에 있어서, 모재가 구리 또는 구리 합금으로 구성된 것을 특징으로 하는 리드 프레임.
- 제 5 항에 있어서, 분리 층이 팔라듐 또는 팔라듐 합금으로 구성된 것을 특징으로 하는 리드 프레임.
- 제 5 항에 있어서, 분리 층이 팔라듐/니켈 합금으로 구성된 것을 특징으로 하는 리드 프레임.
- 제 6 항에 있어서, 분리층이 3마이크로인치(7.62×10-6㎝)이하의 두께를 갖는 것을 특징으로 하는 리드 프레임.
- 제 6 항에 있어서, 상부 층이 팔라듐으로 구성된 것을 특징으로 하는 리드 프레임.
- 제 9 항에 있어서, 중간층이 니켈로 구성된 것을 특징으로 하는 리드 프레임.
- 집적 회로에 전기적 접촉을 제공하기 위한 리드 프레임에 있어서, 집적회로를 지지 하기 위한 플랫폼 부재, 및 직접 회로에 전기적으로 접속된 다수의 리드로 구성되고, 각각의 리드가. 선정된 표준 환원 전위를 갖는 이온을 갖고 있는 모재 영역, 제 2 도의 선정된 표준환원 전위를 갖고 있는 모재 영역 상부에 놓여 있는 상부층, 상부층과 모재 영역 사이에 배치된 중간층, 및 이온이 상부층에 전기적으로 끌어당겨지지 않도록 모재 영역과 중간층 사이에 배치된 제 2 표준 환원 전위와 거의 동일한 표준환원 전위를 갖고 있는 분리층으로 구성된 것을 특징으로 하는 리드 프레임.
- 제11항에 있어서, 모재 영역이 구리로 구성된 것을 특징으로 하는 리드 프레임.
- 제11항에 있어서, 모재 영역이 스테인레스 강철로 구성된 것을 특징으로 하는 리드 프레임.
- 제12항에 있어서, 상부 층이 팔라듐으로 구성된 것을 특징으로 하는 리드프레임.
- 제14항에 있어서, 분리층이 팔라듐/니켈 합금으로 구성된 것을 특징으로 하는 리드 프레임.
- 제15항에 있어서, 중간층이 니켈로 구성된 것을 특징으로 하는 리드 프레임.
- 제16항에 있어서, 모재 영역과 분리층 사이에 배치된 니켈 스트라이크를 포함하는 것을 특징으로 하는 리드 프레임.
- 제11항에 있어서, 모재 영역이 합금(42)로 구성된 것을 특징으로 하는 리드 프레임.
- 반도체 회로에 전기적 접촉을 제공하기 위한 리드 프레임에 있어서, 구리물질로 형성되고 반도체 회로에 전기적 접촉을 연장시키는 다수의 리드, 구리 물질 상부에 있는 니켈 스트라이크, 니켈 스트라이크 상부에 있는 팔라듐/니켈 합금, 층, 팔라듐/니켈 층 상부에 있는 니켈 층, 및 니켈 층 상부에 있는 파라듐 층으로 구성된 것을 특징으로 하는 리드 프레임.
- 반도체 집적 회로에 전기적 접촉을 제공하기 위한 리드 프레임을 형성하는 방법에 있어서, 제 1 표준 환원 전위를 갖고 있는 모재로부터 리드프레임을 형성하는 수단, 모재 상부에 있고, 제 2 표준 환원 전위를 갖고 있는 분리 층을 형성하는 수단, 모재의 열 확산을 방지하기 위해 분리층 상부에 있는 중간 층을 형성하는 수단, 및 제 2 표준 환원 전위와 거의 동일한 표준 환원 전위를 갖고 있고 중간층 상부에 있는 상부 층을 형성하는 수단을 포함하는 것을 특징으로 하는 방법.
- 제20항에 있어서, 중간층의 기공률을 감소시키기 위해 분리 층과 모재 사이에 스트라이크 층을 형성하는 수단을 포함하는 것을 특징으로 하는 방법.
- 제20항에 있어서, 집적회로에 리드 프레임을 전기적으로 접속시키는 수단을 포함하는 것을 특징으로 하는 방법.
- 제19항의 방법에 의해 형성된 리드 프레임.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17406088A | 1988-03-28 | 1988-03-28 | |
US174,060 | 1988-03-28 | ||
US174060 | 1988-03-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR890015394A true KR890015394A (ko) | 1989-10-30 |
KR0129118B1 KR0129118B1 (ko) | 1998-04-06 |
Family
ID=22634643
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019890003825A KR0129118B1 (ko) | 1988-03-28 | 1989-03-27 | 부식이 감소된 리드 프레임 및 이의 제조 방법 |
Country Status (5)
Country | Link |
---|---|
US (1) | US6245448B1 (ko) |
EP (1) | EP0335608B1 (ko) |
JP (1) | JPH0242753A (ko) |
KR (1) | KR0129118B1 (ko) |
DE (1) | DE68923024T2 (ko) |
Families Citing this family (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2570911B2 (ja) * | 1990-02-26 | 1997-01-16 | 株式会社日立製作所 | 半導体パッケージ及びそれに用いるリードフレーム |
EP0537982A2 (en) * | 1991-10-14 | 1993-04-21 | Fujitsu Limited | Semiconductor device having improved leads |
US5384155A (en) * | 1992-06-04 | 1995-01-24 | Texas Instruments Incorporated | Silver spot/palladium plate lead frame finish |
CH687019A5 (de) * | 1993-03-09 | 1996-08-30 | Alfatechnic Patent Ag | Einteiliger Kunststoffschnappscharnierverschluss. |
DE4311872C2 (de) * | 1993-04-10 | 1998-07-02 | Heraeus Gmbh W C | Leiterrahmen für integrierte Schaltungen |
US5360991A (en) * | 1993-07-29 | 1994-11-01 | At&T Bell Laboratories | Integrated circuit devices with solderable lead frame |
US5728285A (en) * | 1993-12-27 | 1998-03-17 | National Semiconductor Corporation | Protective coating combination for lead frames |
US5436082A (en) * | 1993-12-27 | 1995-07-25 | National Semiconductor Corporation | Protective coating combination for lead frames |
US5650661A (en) * | 1993-12-27 | 1997-07-22 | National Semiconductor Corporation | Protective coating combination for lead frames |
US5459103A (en) * | 1994-04-18 | 1995-10-17 | Texas Instruments Incorporated | Method of forming lead frame with strengthened encapsulation adhesion |
US5454929A (en) * | 1994-06-16 | 1995-10-03 | National Semiconductor Corporation | Process for preparing solderable integrated circuit lead frames by plating with tin and palladium |
DE4431847C5 (de) * | 1994-09-07 | 2011-01-27 | Atotech Deutschland Gmbh | Substrat mit bondfähiger Beschichtung |
US5675177A (en) * | 1995-06-26 | 1997-10-07 | Lucent Technologies Inc. | Ultra-thin noble metal coatings for electronic packaging |
US5639018A (en) * | 1995-08-31 | 1997-06-17 | Combibloc, Inc. | Push-tab hinge for a container closure apparatus |
KR100231828B1 (ko) * | 1997-02-20 | 1999-12-01 | 유무성 | 다층 도금 리드프레임 |
US6521358B1 (en) | 1997-03-04 | 2003-02-18 | Matsushita Electric Industrial Co., Ltd. | Lead frame for semiconductor device and method of producing same |
US6087712A (en) * | 1997-12-26 | 2000-07-11 | Samsung Aerospace Industries, Ltd. | Lead frame containing leads plated with tin alloy for increased wettability and method for plating the leads |
US20030011048A1 (en) * | 1999-03-19 | 2003-01-16 | Abbott Donald C. | Semiconductor circuit assembly having a plated leadframe including gold selectively covering areas to be soldered |
US6376901B1 (en) * | 1999-06-08 | 2002-04-23 | Texas Instruments Incorporated | Palladium-spot leadframes for solder plated semiconductor devices and method of fabrication |
KR100436512B1 (ko) * | 1999-08-26 | 2004-06-16 | 주식회사 포스코 | 래들경동대를 이용하는 역립식 래들 자동보열장치 |
US6953986B2 (en) * | 1999-12-10 | 2005-10-11 | Texas Instruments Incorporated | Leadframes for high adhesion semiconductor devices and method of fabrication |
KR100419981B1 (ko) * | 2001-04-04 | 2004-03-04 | 이규한 | 반도체 실장기판의 적층 구조 |
WO2003027689A1 (en) | 2001-09-24 | 2003-04-03 | Rika Electronics International | Electrical test probes and methods of making the same |
US6706561B2 (en) | 2002-02-11 | 2004-03-16 | Texas Instruments Incorporated | Method for fabricating preplated nickel/palladium and tin leadframes |
US20040185287A1 (en) * | 2003-03-19 | 2004-09-23 | Reighard Tricia Susan | Adhesive tie material containing an inorganic filler |
EP1524693A1 (en) | 2003-10-13 | 2005-04-20 | Infineon Technologies AG | Leadframe being protected against corrosion |
DE10348715B4 (de) | 2003-10-16 | 2006-05-04 | Infineon Technologies Ag | Verfahren zum Herstellen eines Flachleiterrahmens mit verbesserter Haftung zwischen diesem und Kunststoff sowie Flachleiterrahmen |
US7268415B2 (en) * | 2004-11-09 | 2007-09-11 | Texas Instruments Incorporated | Semiconductor device having post-mold nickel/palladium/gold plated leads |
US7309909B2 (en) * | 2005-09-21 | 2007-12-18 | Texas Instruments Incorporated | Leadframes for improved moisture reliability of semiconductor devices |
JP4820616B2 (ja) * | 2005-10-20 | 2011-11-24 | パナソニック株式会社 | リードフレーム |
US7256481B2 (en) * | 2005-11-30 | 2007-08-14 | Texas Instruments Incorporated | Leadframes for improved moisture reliability and enhanced solderability of semiconductor devices |
JP4834022B2 (ja) * | 2007-03-27 | 2011-12-07 | 古河電気工業株式会社 | 可動接点部品用銀被覆材およびその製造方法 |
US8737089B2 (en) * | 2010-09-27 | 2014-05-27 | Micro Stamping Corporation | Lead frames for capacitors |
KR101802850B1 (ko) * | 2011-01-11 | 2017-11-29 | 해성디에스 주식회사 | 반도체 패키지 |
ITVI20110122A1 (it) | 2011-05-13 | 2012-11-14 | St Microelectronics Srl | Metodo e apparato per la fabbricazione di lead frames |
US9035440B2 (en) | 2011-06-23 | 2015-05-19 | Stats Chippac Ltd. | Integrated circuit packaging system with a lead and method of manufacture thereof |
KR102188500B1 (ko) | 2014-07-28 | 2020-12-09 | 삼성전자주식회사 | 발광다이오드 패키지 및 이를 이용한 조명장치 |
US9070392B1 (en) | 2014-12-16 | 2015-06-30 | Hutchinson Technology Incorporated | Piezoelectric disk drive suspension motors having plated stiffeners |
JP6689294B2 (ja) | 2015-06-30 | 2020-04-28 | ハッチンソン テクノロジー インコーポレイテッドHutchinson Technology Incorporated | 金誘電体接合部の信頼性を向上させたディスクドライブヘッドサスペンション構造 |
US10796986B2 (en) | 2016-03-21 | 2020-10-06 | Infineon Technologies Ag | Leadframe leads having fully plated end faces |
CN110265376A (zh) * | 2018-03-12 | 2019-09-20 | 意法半导体股份有限公司 | 引线框架表面精整 |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2886499A (en) * | 1957-01-07 | 1959-05-12 | Glenn R Schaer | Protective metal coatings for molybdenum |
US3684464A (en) * | 1970-11-04 | 1972-08-15 | Texas Instruments Inc | Composite metal laminate material and lead frame |
US4141029A (en) * | 1977-12-30 | 1979-02-20 | Texas Instruments Incorporated | Integrated circuit device |
JPS5596662A (en) * | 1979-01-17 | 1980-07-23 | Toshiba Corp | Electronic component member |
JPS5817649A (ja) * | 1981-07-24 | 1983-02-01 | Fujitsu Ltd | 電子部品パツケ−ジ |
JPS5882406A (ja) * | 1981-10-15 | 1983-05-18 | 古河電気工業株式会社 | 銀又は銀合金被覆ダイオ−ドリ−ド線とその製造方法 |
JPS58152304A (ja) * | 1982-03-05 | 1983-09-09 | 古河電気工業株式会社 | 銀被覆導電体 |
JPS5936953A (ja) * | 1982-08-25 | 1984-02-29 | Hitachi Cable Ltd | 半導体用リ−ドフレ−ム |
JPS5936954A (ja) * | 1982-08-25 | 1984-02-29 | Hitachi Cable Ltd | 半導体用リ−ドフレ−ム |
JPS59168659A (ja) * | 1983-03-15 | 1984-09-22 | Furukawa Electric Co Ltd:The | 集積回路用リ−ドフレ−ム |
JPS59180908A (ja) * | 1983-03-30 | 1984-10-15 | 古河電気工業株式会社 | 銀被覆導体とその製造方法 |
US4529667A (en) * | 1983-04-06 | 1985-07-16 | The Furukawa Electric Company, Ltd. | Silver-coated electric composite materials |
DE3312713A1 (de) * | 1983-04-08 | 1984-10-11 | The Furukawa Electric Co., Ltd., Tokio/Tokyo | Silberbeschichtete elektrische materialien und verfahren zu ihrer herstellung |
JPS59222596A (ja) * | 1983-06-02 | 1984-12-14 | Furukawa Electric Co Ltd:The | Ag被覆Cu系材料とその製造方法 |
JPS59228311A (ja) * | 1983-06-08 | 1984-12-21 | 古河電気工業株式会社 | Ag被覆電気材料とその製造方法 |
JPS607157A (ja) * | 1983-06-25 | 1985-01-14 | Masami Kobayashi | Ic用リ−ドフレ−ム |
JPH0612796B2 (ja) * | 1984-06-04 | 1994-02-16 | 株式会社日立製作所 | 半導体装置 |
JPS60143636A (ja) * | 1984-07-09 | 1985-07-29 | Hitachi Ltd | 電子部品 |
US4666796A (en) * | 1984-09-26 | 1987-05-19 | Allied Corporation | Plated parts and their production |
US4601958A (en) * | 1984-09-26 | 1986-07-22 | Allied Corporation | Plated parts and their production |
JPS6196088A (ja) | 1984-10-16 | 1986-05-14 | Masami Kobayashi | Ni−Fe合金IC用リ−ドフレ−ムの製造法 |
EP0250146A1 (en) * | 1986-06-16 | 1987-12-23 | Texas Instruments Incorporated | Palladium plated lead frame for integrated circuit |
US4835067A (en) * | 1988-01-21 | 1989-05-30 | Electro Alloys Corp. | Corrosion resistant electroplating process, and plated article |
US4895771A (en) * | 1988-06-14 | 1990-01-23 | Ab Electronic Components Limited | Electrical contact surface coating |
-
1989
- 1989-03-23 DE DE68923024T patent/DE68923024T2/de not_active Expired - Lifetime
- 1989-03-23 EP EP89302939A patent/EP0335608B1/en not_active Expired - Lifetime
- 1989-03-27 JP JP1074799A patent/JPH0242753A/ja active Pending
- 1989-03-27 KR KR1019890003825A patent/KR0129118B1/ko not_active IP Right Cessation
-
1994
- 1994-02-02 US US08/190,729 patent/US6245448B1/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
DE68923024D1 (de) | 1995-07-20 |
DE68923024T2 (de) | 1995-11-02 |
EP0335608A3 (en) | 1991-10-30 |
EP0335608B1 (en) | 1995-06-14 |
JPH0242753A (ja) | 1990-02-13 |
US6245448B1 (en) | 2001-06-12 |
KR0129118B1 (ko) | 1998-04-06 |
EP0335608A2 (en) | 1989-10-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR890015394A (ko) | 부식이 감소된 리드 프레임 및 이의 제조방법 | |
US3426252A (en) | Semiconductive device including beam leads | |
KR890702161A (ko) | 집적회로 장치 및 그 제조방법 | |
EP0935286A4 (en) | COPPER CIRCUIT JUNCTION SUBSTRATE AND PROCESS FOR PRODUCING THE SAME | |
KR950034534A (ko) | 반도체장치의 제조방법 | |
KR880001053A (ko) | 집적 회로용 팔라듐 도금 리이드 프레임 및 그 제조 방법 | |
KR960702172A (ko) | 수직 접속된 반도체 부품을 형성하기 위한 방법(process for producing vertically connected semiconductor components) | |
KR930009047A (ko) | 개량된 리드를 갖는 반도체장치 | |
RU94006802A (ru) | Омическая контактная структура полупроводникового прибора, способ изготовления полупроводникового прибора и способ изготовления контактного окна | |
KR950004511A (ko) | 집적회로 패키지, 리드프레임 및 제조물품 | |
KR920018848A (ko) | 반도체 장치 제조방법 | |
KR910002010A (ko) | 반도체 디바이스 제조 방법 | |
EP0365107A3 (en) | Manufacturing method for vertically conductive semiconductor devices | |
KR970060427A (ko) | 리드프레임의 제조방법 | |
KR970067816A (ko) | 집적회로용 리드프레임 및 그 제조방법 | |
MX151818A (es) | Mejoras en dispositivo semiconductor con contacto de baja resistencia interconstruido y metodo para fabricarlo | |
US4164811A (en) | Process for making a semiconductor component with electrical contacts | |
JPS6489350A (en) | Package for containing semiconductor element | |
FR2423953A1 (fr) | Circuit imprime a composants electroniques incorpores et son procede de fabrication | |
JPS57145367A (en) | Three-dimensional semiconductor device | |
KR850004175A (ko) | 반도체 장치 및 그 제조 방법 | |
JPS57164552A (en) | Lead-frame for semiconductor device | |
DE112004002761T5 (de) | Eine nicht verbleite Halbleiterbaugruppe und ein Verfahren, um diese zusammenzusetzen | |
JPS56115550A (en) | Manufacture of semiconductor device | |
KR880014690A (ko) | 상부측 기판 접촉부를 갖고 있는 cmos 집적회로 및 이의 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20101029 Year of fee payment: 14 |
|
LAPS | Lapse due to unpaid annual fee |