KR880011929A - 반도체 기억장치 - Google Patents

반도체 기억장치 Download PDF

Info

Publication number
KR880011929A
KR880011929A KR1019880002644A KR880002644A KR880011929A KR 880011929 A KR880011929 A KR 880011929A KR 1019880002644 A KR1019880002644 A KR 1019880002644A KR 880002644 A KR880002644 A KR 880002644A KR 880011929 A KR880011929 A KR 880011929A
Authority
KR
South Korea
Prior art keywords
gate electrode
semiconductor memory
floating gate
memory device
film
Prior art date
Application number
KR1019880002644A
Other languages
English (en)
Other versions
KR910007376B1 (ko
Inventor
신이치 다나카
마사유키 호리
노리요시 도자와
Original Assignee
아오이 죠이치
가부시키가이샤 도시바
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 아오이 죠이치, 가부시키가이샤 도시바 filed Critical 아오이 죠이치
Publication of KR880011929A publication Critical patent/KR880011929A/ko
Application granted granted Critical
Publication of KR910007376B1 publication Critical patent/KR910007376B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823437MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/788Field effect transistors with field effect produced by an insulated gate with floating gate
    • H01L29/7881Programmable transistors with only two possible levels of programmation
    • H01L29/7884Programmable transistors with only two possible levels of programmation charging by hot carrier injection
    • H01L29/7885Hot carrier injection from the channel
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/788Field effect transistors with field effect produced by an insulated gate with floating gate
    • H01L29/7881Programmable transistors with only two possible levels of programmation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)

Abstract

내용 없음

Description

반도체 기억장치
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제3도는 본 발명에 관한 반도체기억장치에서의 메모리셀군에 대한 평면도.
제4도는 제3도의 I-I'선 에 따른 단면도.
제5도는 본 발명에 관한 반도체기억장치와 종래 반도체 기억장치에서 메모리셀에 인가되는 전압에 대한 누적불량율의 변화를 나타낸 특성도.

Claims (7)

  1. 제1도전형의 반도체기판(10)과, 이 반도체기판(10)상에 제1절연막(12)을 매개해서 설치되는 부유게이트전극(13), 일부분이 상기 부유게이트전극(13)상에 제2절연막(14)을 매개로 대향되게 설치되는 소거게이트전극(15), 상기 부유게이트전극(13)의 상부와 상기 소거게이트전극(15)상에 제3절연막(16)을 매개해서 설치되는 제어게이트전극(17)을 구비하여 구성되는 것을 특징으로 하는 반도체기억장치.
  2. 제1항에 있어서, 상기 반도체기판(10)은 실리콘기판으로 구성되고, 상기 제3절연막(16)은 제1실리콘산화막(16A)과 실리콘질화막(16B) 및 제2실리콘산화막(16C)으로 이루어진 3층구조막을 구성되는 것을 특징으로 하는 반도체기억장치.
  3. 제2항에 있어서, 상기 제1실리콘질화막(16A)의 막두께는 600Å, 상기 실리콘질화막(16B)의 막두께는 150Å, 상기 제2실리콘산화막(16C)으 막두께는 50Å으로 각각 설정되는 것을 특징으로 하는 반도체기억장치.
  4. 제1항에 있어서, 상기 부유게이트전극(13)과 소거게이트전극(15) 및 제어게이트전극(17)은 각각 다결정실리콘으로 구성되면서, 부유게이트전극(13)과 소거게이트전극(15) 및 제어게이트전극(17)에는 각각 불순물이 도입되는 것을 특징으로 하는 반도체기억장치.
  5. 제4항에 있어서, 상기 부유게이트전극(13)에 도입되는 불순물의 농도는 상기 소거게이트전극(15)에 도입되는 불순물의 농도보다도 낮게 설정되는 것을 특징으로 하는 반도체 기억장치.
  6. 제4항에 있어서, 상기 소거게이트전극(15)과 제어게이트전극(17)에는 각각 불순물이 그 고용한계정도의 농도로 도입되고, 상기 부유게이트전극(13)에는 불순물이 그 고용한계 미만의 농도로 도입되는 것을 특징으로 하는 반도체 기억장치.
  7. 제6항에 있어서, 상기 소거게이트전극(15) 및 제어게이트전극(17)에 각각 도입되는 불순물 농도는 6×1020/㎤ 이상이고, 상기부유게이트전극(13)에 도입되는 불순물농도는 6×1020/㎤ 미만으로 되는 것을 특징으로 하는 반도체기억장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019880002644A 1987-03-13 1988-03-12 반도체기억장치 KR910007376B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP62058110A JPH0640588B2 (ja) 1987-03-13 1987-03-13 半導体記憶装置
JP62-058110 1987-03-13
JP62-58110 1987-03-13

Publications (2)

Publication Number Publication Date
KR880011929A true KR880011929A (ko) 1988-10-31
KR910007376B1 KR910007376B1 (ko) 1991-09-25

Family

ID=13074833

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019880002644A KR910007376B1 (ko) 1987-03-13 1988-03-12 반도체기억장치

Country Status (4)

Country Link
US (1) US4996572A (ko)
EP (1) EP0282022A3 (ko)
JP (1) JPH0640588B2 (ko)
KR (1) KR910007376B1 (ko)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0640587B2 (ja) * 1987-03-13 1994-05-25 株式会社東芝 半導体記憶装置
US5252846A (en) * 1987-03-13 1993-10-12 Kabushiki Kaisha Toshiba Semiconductor memory device with an improved erroneous write characteristic and erasure characteristic
JP2515009B2 (ja) * 1989-01-13 1996-07-10 株式会社東芝 不揮発性半導体メモリの製造方法
JP2739593B2 (ja) * 1989-06-02 1998-04-15 セイコーインスツルメンツ株式会社 半導体装置の製造法
JP2807304B2 (ja) * 1990-02-19 1998-10-08 株式会社東芝 不揮発性半導体装置
JPH0491469A (ja) * 1990-08-01 1992-03-24 Sharp Corp 不揮発性半導体メモリ
JP2679389B2 (ja) * 1990-10-12 1997-11-19 日本電気株式会社 不揮発性半導体記憶セルのデータ消去方法
US5512505A (en) * 1990-12-18 1996-04-30 Sandisk Corporation Method of making dense vertical programmable read only memory cell structure
US5343063A (en) * 1990-12-18 1994-08-30 Sundisk Corporation Dense vertical programmable read only memory cell structure and processes for making them
US5229312A (en) * 1992-04-13 1993-07-20 North American Philips Corp. Nonvolatile trench memory device and self-aligned method for making such a device
US5331189A (en) * 1992-06-19 1994-07-19 International Business Machines Corporation Asymmetric multilayered dielectric material and a flash EEPROM using the same
US5439838A (en) * 1994-09-14 1995-08-08 United Microelectronics Corporation Method of thinning for EEPROM tunneling oxide device
JP2871530B2 (ja) * 1995-05-10 1999-03-17 日本電気株式会社 半導体装置の製造方法
US5597751A (en) * 1995-12-20 1997-01-28 Winbond Electronics Corp. Single-side oxide sealed salicide process for EPROMs
JPH1187539A (ja) * 1997-09-04 1999-03-30 Mitsubishi Electric Corp 不揮発性半導体記憶装置およびその製造方法
KR100317488B1 (ko) * 1999-12-28 2001-12-24 박종섭 플래쉬 메모리 소자의 제조 방법
KR100792405B1 (ko) * 2007-01-03 2008-01-09 주식회사 하이닉스반도체 벌브형 리세스 패턴의 제조 방법
US20090039410A1 (en) * 2007-08-06 2009-02-12 Xian Liu Split Gate Non-Volatile Flash Memory Cell Having A Floating Gate, Control Gate, Select Gate And An Erase Gate With An Overhang Over The Floating Gate, Array And Method Of Manufacturing
JP5503843B2 (ja) * 2007-12-27 2014-05-28 ルネサスエレクトロニクス株式会社 不揮発性半導体記憶装置及びその製造方法
JP2013058683A (ja) * 2011-09-09 2013-03-28 Toshiba Corp 半導体記憶装置の製造方法

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57104263A (en) * 1980-12-20 1982-06-29 Toshiba Corp Semiconductor memory storage
EP0054355B1 (en) * 1980-12-08 1986-04-16 Kabushiki Kaisha Toshiba Semiconductor memory device
DE3171836D1 (en) * 1980-12-08 1985-09-19 Toshiba Kk Semiconductor memory device
US4437174A (en) * 1981-01-19 1984-03-13 Tokyo Shibaura Denki Kabushiki Kaisha Semiconductor memory device
JPS60134478A (ja) * 1983-11-28 1985-07-17 ローム・コーポレーション 電気的プログラム式記憶装置を製造する方法
JPS60234372A (ja) * 1984-05-07 1985-11-21 Toshiba Corp 半導体装置の製造方法
JPS60250676A (ja) * 1984-05-25 1985-12-11 Toshiba Corp 半導体記憶装置
JPH0697695B2 (ja) * 1984-11-16 1994-11-30 株式会社日立製作所 半導体集積回路装置の製造方法
JPS61136274A (ja) * 1984-12-07 1986-06-24 Toshiba Corp 半導体装置
JPS61187278A (ja) * 1985-02-14 1986-08-20 Nec Corp 半導体装置
JPH0640587B2 (ja) * 1987-03-13 1994-05-25 株式会社東芝 半導体記憶装置

Also Published As

Publication number Publication date
JPH0640588B2 (ja) 1994-05-25
US4996572A (en) 1991-02-26
KR910007376B1 (ko) 1991-09-25
EP0282022A2 (en) 1988-09-14
JPS63224367A (ja) 1988-09-19
EP0282022A3 (en) 1989-05-17

Similar Documents

Publication Publication Date Title
KR880011929A (ko) 반도체 기억장치
JPS649663A (en) Electrically erasable programmable read-only memory
KR890003036A (ko) 반도체장치
KR950015763A (ko) 불휘발성 반도체기억장치
KR860001058B1 (en) Semiconductor memory device
KR900002319A (ko) 자외선소거형 불휘발성 반도체기억장치
KR880005686A (ko) 반도체 기억장치 및 그의 제조 방법
KR970024240A (ko) 비휘발성 반도체 장치 및 그 제조방법(Nonvolatile Semiconductor Memory, and Method of Manufacturing the Same)
KR910016084A (ko) 불휘발성 반도체장치
JPS58158971A (ja) 薄膜半導体装置
KR930009078A (ko) 불휘발성 반도체 메모리 및 그 제조 방법
KR880011928A (ko) 반도체 기억장치
JPS5791561A (en) Semiconductor non-volatile memory device and manufacture therefor
DE3788107D1 (de) Speicherzellenanordnung für dynamische Halbleiterspeicher.
JPS5521102A (en) Semiconductor memory cell
KR870002657A (ko) 독출전용 반도체기억장치와 그 제조방법
JPS63199464A (ja) 不揮発性半導体記憶装置
KR910001765A (ko) 불휘발성메모리 장치
KR850008762A (ko) 불휘발성 반도체 기억장치의 제조방법
JPS6433961A (en) Mos composite memory device
KR880003428A (ko) 디 램 셀의 제조방법
KR890011091A (ko) 불휘발성 반도체장치
JPS6437877A (en) Semiconductor storage device
JPS56104462A (en) Semiconductor memory device
JPS6422069A (en) Manufacture of semiconductor memory device

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20030901

Year of fee payment: 13

LAPS Lapse due to unpaid annual fee