KR880003428A - 디 램 셀의 제조방법 - Google Patents

디 램 셀의 제조방법 Download PDF

Info

Publication number
KR880003428A
KR880003428A KR1019860006933A KR860006933A KR880003428A KR 880003428 A KR880003428 A KR 880003428A KR 1019860006933 A KR1019860006933 A KR 1019860006933A KR 860006933 A KR860006933 A KR 860006933A KR 880003428 A KR880003428 A KR 880003428A
Authority
KR
South Korea
Prior art keywords
layer
forming
arsenic
silicon nitride
region
Prior art date
Application number
KR1019860006933A
Other languages
English (en)
Other versions
KR890001957B1 (ko
Inventor
김기남
Original Assignee
강진구
삼성반도체통신 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 강진구, 삼성반도체통신 주식회사 filed Critical 강진구
Priority to KR1019860006933A priority Critical patent/KR890001957B1/ko
Publication of KR880003428A publication Critical patent/KR880003428A/ko
Application granted granted Critical
Publication of KR890001957B1 publication Critical patent/KR890001957B1/ko
Priority to US07/412,591 priority patent/US4997774A/en

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03—Making the capacitor or connections thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/48—Data lines or contacts therefor
    • H10B12/482—Bit lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Semiconductor Memories (AREA)

Abstract

내용 없음

Description

디 램 셀의 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 1트랜지스터 헬 어레이의 회로도.
제2도는 1트랜지스터 셀 어레이의 레이아웃의 평면도.
제3(A)-(H)도는 본 발명에 따른 1트랜지스터 셀의 제조 공정도.

Claims (1)

  1. 반도체 메모리 셀의 제조공정에 있어서, 실리콘 산화막층(10)과 질화 실리콘층(12)을 실리콘 전면에 형성하고 필드 산화막층(16)과 채널 스톱 영역(18)을 형성하는 제1공정과, 스토리지 캐패시터를 형성하기 위한 영역(20)의 상기 질화 실리콘층(12)을 에칭하고 비소와 비소보다 확산계수가 큰 상기 비소와 동일 도전형의 불순물을 이온 타입하는 제2공정과, 상기 이온타입층 상부의 캐패시터 영역 상부에 제1폴리 실리콘층(26)을 형성하고 이층표면에 산화막 형성을 힘과 동시에 미니 필드 산화막층(30) 하부로 상기 불순물들의 사이드 확산을 하는 제3공정과, 나머지 질화 실리콘층(12)을 에칭해내고 제2폴리 실리콘층을 형성하며 소오스 및 드레인층(37)(38)을 형하는 제4공정과, 보호막층(40)을 형성하는 알루미니움의 비트 라인을 형성하는 제5공정으로 구성함을 특징으로 하는 제조방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019860006933A 1986-08-22 1986-08-22 디램셀의 제조방법 KR890001957B1 (ko)

Priority Applications (2)

Application Number Priority Date Filing Date Title
KR1019860006933A KR890001957B1 (ko) 1986-08-22 1986-08-22 디램셀의 제조방법
US07/412,591 US4997774A (en) 1986-08-22 1989-09-25 Method for fabricating a DRAM cell

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019860006933A KR890001957B1 (ko) 1986-08-22 1986-08-22 디램셀의 제조방법

Publications (2)

Publication Number Publication Date
KR880003428A true KR880003428A (ko) 1988-05-17
KR890001957B1 KR890001957B1 (ko) 1989-06-03

Family

ID=19251843

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019860006933A KR890001957B1 (ko) 1986-08-22 1986-08-22 디램셀의 제조방법

Country Status (2)

Country Link
US (1) US4997774A (ko)
KR (1) KR890001957B1 (ko)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5332682A (en) * 1990-08-31 1994-07-26 Micron Semiconductor, Inc. Local encroachment reduction
JP3095462B2 (ja) * 1991-07-18 2000-10-03 ローム株式会社 誘電素子、キャパシタ及びｄｒａｍ
JPH0794600A (ja) * 1993-06-29 1995-04-07 Mitsubishi Electric Corp 半導体装置およびその製造方法
US6066525A (en) * 1998-04-07 2000-05-23 Lsi Logic Corporation Method of forming DRAM capacitor by forming separate dielectric layers in a CMOS process

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4467450A (en) * 1976-09-13 1984-08-21 Texas Instruments Incorporated Random access MOS memory cell using double level polysilicon
US4164751A (en) * 1976-11-10 1979-08-14 Texas Instruments Incorporated High capacity dynamic ram cell
US4268950A (en) * 1978-06-05 1981-05-26 Texas Instruments Incorporated Post-metal ion implant programmable MOS read only memory
US4413401A (en) * 1979-07-23 1983-11-08 National Semiconductor Corporation Method for making a semiconductor capacitor
JPS5847862B2 (ja) * 1979-08-30 1983-10-25 富士通株式会社 半導体記憶装置及びその製造方法
GB2088626A (en) * 1980-02-22 1982-06-09 Mostek Corp Self-aligned buried contact and method of making
US4352236A (en) * 1981-07-24 1982-10-05 Intel Corporation Double field oxidation process
US4534104A (en) * 1982-02-26 1985-08-13 Ncr Corporation Mixed dielectric process and nonvolatile memory device fabricated thereby
US4543594A (en) * 1982-09-07 1985-09-24 Intel Corporation Fusible link employing capacitor structure
JPS59161861A (ja) * 1983-03-07 1984-09-12 Hitachi Ltd 半導体装置
JPS609155A (ja) * 1983-06-29 1985-01-18 Hitachi Ltd 記憶装置
IT1213249B (it) * 1984-11-26 1989-12-14 Ates Componenti Elettron Processo per la fabbricazione distrutture integrate includenti celle di memoria non volatili con strati di silicio autoallineati ed associati transistori.
JPS62238661A (ja) * 1986-04-09 1987-10-19 Seiko Epson Corp 半導体装置

Also Published As

Publication number Publication date
KR890001957B1 (ko) 1989-06-03
US4997774A (en) 1991-03-05

Similar Documents

Publication Publication Date Title
KR910019237A (ko) 커패시터 dram 셀의 제조방법
KR920010904A (ko) 반도체 기억회로 장치와 그 제조방법
KR960043238A (ko) 리세스 채널 구조를 갖는 반도체 소자 및 그의 제조방법
HK8895A (en) Varactor-transistor device for dynamic semiconductor memory
KR850005733A (ko) 반도체 기억장치
KR950024359A (ko) 반도체장치
KR950010095A (ko) 반도체기억장치 및 그 제조방법(Semiconductor Memory Device and Manufacturing Method Thereof)
KR920001724A (ko) 반도체 장치 및 그 제조방법
KR970018608A (ko) 반도체 장치 및 그 제조방법
KR860000716A (ko) 다이내믹형 메모리셀과 그 제조방법
KR910003813A (ko) 적층된 캐패시터 및 매립된 측방향 접촉부를 갖는 dram 셀
KR970018562A (ko) 감결합 커패시터를 포함하는 반도체 장치 및 그 제조방법
KR860003658A (ko) 반도체 기억장치의 제조방법
KR850006782A (ko) 반도체 메모리
KR920005349A (ko) 반도체 장치 및 그 제조방법
KR900019141A (ko) 디램셀 및 그 제조방법
KR910001762A (ko) 디램셀의 제조방법
KR880003428A (ko) 디 램 셀의 제조방법
KR940002952A (ko) 반도체 장치 및 그 제조방법
KR970030838A (ko) 반도체 기억 장치 및 그 제조 방법
KR920013728A (ko) 반도체 기억장치 및 그 제조방법
ATE97259T1 (de) Speicherzellenanordnung fuer dynamische halbleiterspeicher.
KR910020903A (ko) 적층형캐패시터셀의 구조 및 제조방법
KR100220937B1 (ko) 반도체소자의 제조방법
KR880009435A (ko) 디램셀의 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
N231 Notification of change of applicant
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050506

Year of fee payment: 17

LAPS Lapse due to unpaid annual fee