KR880004733A - 필름 캐리어 및 이 필름 캐리어를 이용한 본딩 방법 - Google Patents
필름 캐리어 및 이 필름 캐리어를 이용한 본딩 방법 Download PDFInfo
- Publication number
- KR880004733A KR880004733A KR870010660A KR870010660A KR880004733A KR 880004733 A KR880004733 A KR 880004733A KR 870010660 A KR870010660 A KR 870010660A KR 870010660 A KR870010660 A KR 870010660A KR 880004733 A KR880004733 A KR 880004733A
- Authority
- KR
- South Korea
- Prior art keywords
- film carrier
- low melting
- conductor wiring
- bonding
- carrier according
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/36—Assembling printed circuits with other printed circuits
- H05K3/361—Assembling flexible printed circuits with other printed circuits
- H05K3/363—Assembling flexible printed circuits with other printed circuits by soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/4985—Flexible insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01024—Chromium [Cr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0103—Zinc [Zn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01042—Molybdenum [Mo]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01049—Indium [In]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01051—Antimony [Sb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01073—Tantalum [Ta]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/10128—Display
- H05K2201/10136—Liquid Crystal display [LCD]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10681—Tape Carrier Package [TCP]; Flexible sheet connector
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/01—Tools for processing; Objects used during processing
- H05K2203/0195—Tool for a process not provided for in H05K3/00, e.g. tool for handling objects using suction, for deforming objects, for applying local pressure
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/18—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material
- H05K3/188—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material by direct electroplating
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3457—Solder materials or compositions; Methods of application thereof
- H05K3/3473—Plating of solder
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
Abstract
내용 없음
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도(a) 내지 제1도(d)는 본 발명의 한 실시예를 나타낸 간단한 모형도.
제2도(a) 내지 제2도(d)는 본 발명의 다른 실시예를 나타낸 간단한 모형도.
제3도(a) 내지 제3도(d)는 본 발명의 다른 실시예를 나타낸 간단한 모형도.
제4도(a) 및 제4도(b)는 본 발명의 다른 실시예를 나타낸 간단한 모형도.
제5도(a) 및 제5도(b)는 한 실시예에서 사용되는 가압기구의 설명도.
* 도면의 주요부분에 대한 부호의 설명
1 : 반도체 소자 2 : 필름 캐리어
12 : 전극단자 21 : 폴리이미드 수지 테이프
25 : 동박(銅箔=전극 리이드) 27, 27 : 활성 합금
125 : 시이트
Claims (21)
- 기판과, 이 기판에 설치된 도체 배선과, 이 도체 배선의 적어도 한쪽끝 부위에 배치된 저융점 접합용금속을 구비한 것올 특징으로 하는 필름 캐리어.
- 제1항에 있어서, 전술한 저융점 접합용 금속이 배치된 한쪽끝부분이 본딩부인 것을 특징으로 하는 필름 캐리어.
- 제2항에 있어서, 전술한 본딩부는 전술한 도체 배선의 이너 리이드부 또는 아우터 리이드부인 것을 특징으로 하는 필름 캐리어.
- 제3항에 있어서, 전술한 도체 배선의 이너 리이드부와 아우터 리이드부의 어느 하나의 입력단자부 이외의 부분에는 도료 또는 기체가 배치되어 있는 것을 특징으로 하는 필름 캐리어.
- 제3항에 있어서, 전술한 이너 리이드부는 오목헝상으로 되어 있는 것을 특징으로 하는 필름 캐리어.
- 제1항에 있어서, 전술한 도체 배선의 일단부를 A로 하고, 전술한 A에 연속해서 피착체와 대향하는 전술한 도체 배선의 부분을 B로 하고, 전술한 B에 연속하여 전술한 피착체와 대향하지 않는 전술한 도체배선부분을 C로하며, 전술한 A의 높이를 hA, 전술한 B의 높이를 hB, 전술한 C의 높이를 hC로하였을 경우, hB<hC≤hA가 성립되는 것을 특징으로 하는 필름 캐리어.
- 제1항에 있어서, 전술한 도체 배선은 저융점 접합용 금속으로 된 것을 특징으로 하는 필름 캐리어.
- 제1항에 있어서, 전술한 저융점 접합금속은 저융점 땜납합금과 계면의 결합성을 향상시키는 원소를 주성분으로 하는 금속으로되어 있는 것을 특징으로 하는 필름 캐리어.
- 제8항에 있어서, 전술한 저융점 접합금속은 저융점 땜납 합금과 산소와 친화력이 강한 원소와 계면 결합성을 향상시키는 원소를 주성분으로 하는 금속으로 되어 있는 것을 특징으로 하는 필름 캐리어.
- 제8항 또는 제9항에 있어서, 전술한 저융점 땜납합금은 Pb, Sn, Zn, Cd, Bi중 둘을 선택한 원소와 In을 주성분으로 하는 합금인 것을 특징으로 하는 필름 캐리어.
- 제8항 또는 제9항에 있어서, 전술한 계면의 결합성을 향상시키는 원소는 Sb인 것을 특징으로 하는 필름 캐리어.
- 제9항에있어서, 전술한 산소와 친화력이 강한 원소는 Zn, Al, Ti, Si, Cr, Be, 희토류 원소중에서 적어도 하나를 선택하여서 된 것을 특징으로 하는 필름 캐리어.
- 제9항에 있어서, 전술한 저융점 활성 금속이라 함은 Pb-Sn-In 이 주성분, Zn-Sb가 부첨가물, Al, Ti, Si, Cr, Be를 미량의 첨가물로 한 합금인 것을 특징으로 하는 필름 캐리어.
- 기판에 형성된 도체 배선상에 저융점 접합용 금속을 배치하는 제1의 공정과, 전자부품의 전극단자와 이 기판의 도체 배선의 저융점 접합용 금속을 위치 맞춤하는 제2의 공정과, 전술한 전자부품의 전극단자와 전술한 기판의 도체 배선을 전기적으로 접합하는 제3의 공정을 구비한 것을 특징으로 하는 필름 캐리어를 이용한 본딩방법.
- 제14항에 있어서, 전술한 제1의 공정은 전술한 기판에 형성된 도체의 배선상의 적어도 이너 리이드부를 볼록형으로 하고 또한 적어도 이 볼록형위에 저융점 접합용 금속을 배치하는 공정으로 된 것을 특징으로 하는 필름 캐리어를 이용한 본딩방법.
- 제14항에 있어서, 전술한 제1의 공정은 전술한 기판에 형성된 도체 배선에 계면의 결합성을 향상시키는 원소와 저융점 땜납 합금을 주성분으로 하는 금속 조성물을 배치하는 것을 특징으로 하는 필름 캐리어를 이용한 본딩방법.
- 제14항에 있어서, 전술한 제1의 공정은 전술한 기판에 형성된 도체 배선에 산소와 친화력이 강한 원소와, 저융점 땜납합금과, 계면의 결합성을 향상시키는 원소를 주성분으로 하는 금속 조성물을 배치하는 것을 특징으로 하는 필름 캐리어를 이용한 본딩방법.
- 제17항 또는 제18항에 있어서, 전술한 제1의 공정에서의 저융점 땜납합금은 Pb, Sn, Zn, Cd, Bi중 적어도 두가지가 선택된 원소와 In을 주성분으로 하는 합금인 것을 특징으로 하는 필름 캐리어를 이용한 본딩방법.
- 제17항 또는 제18항에 있어서, 전술한 제1의 공정에서의 계면의 결합성을 향상시키는 원소는 Sb인 것을 특징으로 하는 필름 캐리어를 이용한 본딩방법.
- 제18항에 있어서, 전술한 제1의 공정에서의 산소와 친화력이 강한 원소는 Zn, Al, Ti, Si, Cr, Be, 희토류 원소에서 선택된 적어도 하나로 된 것을 특징으로 하는 필름 캐리어를 이용한 본딩방법.
- 제18항에 있어서, 전술한 제1의 공정은 전술한 기판에 형성된 도체 배선에 Pb-Sn-In가 주성분, Zn-Sb가 부첨가물, Al, Ti, Si, Cr, Be를 미량의 첨가물로 하는 합금 조성물을 배치하는 것을 특징으로 하는 필름 캐리어를 이용한 본딩방법.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (9)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61-224764 | 1986-09-25 | ||
JP22476486 | 1986-09-25 | ||
JP224764 | 1986-09-25 | ||
JP24416486 | 1986-10-16 | ||
JP244164 | 1986-10-16 | ||
JP61-244164 | 1986-10-16 | ||
JP25682386 | 1986-10-30 | ||
JP61-256823 | 1986-10-30 | ||
JP256823 | 1986-10-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR880004733A true KR880004733A (ko) | 1988-06-07 |
KR910002454B1 KR910002454B1 (ko) | 1991-04-22 |
Family
ID=27330949
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019870010660A KR910002454B1 (ko) | 1986-09-25 | 1987-09-25 | 필름 캐리어 및 이 필름 캐리어를 이용한 본딩방법 |
Country Status (4)
Country | Link |
---|---|
US (2) | US4808769A (ko) |
EP (1) | EP0264648B1 (ko) |
KR (1) | KR910002454B1 (ko) |
DE (1) | DE3785720T2 (ko) |
Families Citing this family (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5170931A (en) * | 1987-03-11 | 1992-12-15 | International Business Machines Corporation | Method and apparatus for mounting a flexible film semiconductor chip carrier on a circuitized substrate |
US4935312A (en) * | 1987-06-25 | 1990-06-19 | Nippon Mining Co., Ltd. | Film carrier having tin and indium plated layers |
US5081561A (en) * | 1988-02-19 | 1992-01-14 | Microelectronics And Computer Technology Corporation | Customizable circuitry |
US4888665A (en) * | 1988-02-19 | 1989-12-19 | Microelectronics And Computer Technology Corporation | Customizable circuitry |
US4959278A (en) * | 1988-06-16 | 1990-09-25 | Nippon Mining Co., Ltd. | Tin whisker-free tin or tin alloy plated article and coating technique thereof |
DE3824865A1 (de) * | 1988-07-21 | 1990-01-25 | Productech Gmbh | Herstellen von loetflaechen |
DE3829538A1 (de) * | 1988-08-31 | 1990-03-08 | Siemens Ag | Verfahren zum verbinden eines halbleiterchips mit einem substrat |
JPH0266480A (ja) * | 1988-08-31 | 1990-03-06 | Murata Mfg Co Ltd | センサ素子の組立て実装方法 |
JPH0267731A (ja) * | 1988-09-02 | 1990-03-07 | Toshiba Corp | はんだバンプ形半導体装置とその製造方法 |
EP0388311A3 (en) * | 1989-03-17 | 1991-04-24 | Furukawa Denki Kogyo Kabushiki Kaisha | Chip carrier |
US4979664A (en) * | 1989-11-15 | 1990-12-25 | At&T Bell Laboratories | Method for manufacturing a soldered article |
JP2891432B2 (ja) * | 1989-12-27 | 1999-05-17 | 田中電子工業株式会社 | 半導体材料の接続方法,それに用いる接続材料及び半導体装置 |
US5010757A (en) * | 1990-01-29 | 1991-04-30 | The United States Of America As Represented By The Secretary Of The Air Force | Method of forming dimples in a conductive substrate |
JP3280394B2 (ja) * | 1990-04-05 | 2002-05-13 | ロックヒード マーティン コーポレーション | 電子装置 |
US5355102A (en) * | 1990-04-05 | 1994-10-11 | General Electric Company | HDI impedance matched microwave circuit assembly |
JPH07123133B2 (ja) * | 1990-08-13 | 1995-12-25 | 株式会社東芝 | フィルムキャリア構造 |
JP2940269B2 (ja) * | 1990-12-26 | 1999-08-25 | 日本電気株式会社 | 集積回路素子の接続方法 |
JPH06310839A (ja) * | 1993-04-27 | 1994-11-04 | Matsushita Electric Ind Co Ltd | フレキシブル印刷回路板への電子部品の実装方法 |
DE4316175A1 (de) * | 1993-05-14 | 1994-11-17 | Daimler Benz Ag | Lötverbindung und Lötverfahren |
US5596171A (en) * | 1993-05-21 | 1997-01-21 | Harris; James M. | Package for a high frequency semiconductor device and methods for fabricating and connecting the same to an external circuit |
US5572140A (en) * | 1993-08-25 | 1996-11-05 | Sunright Limited | Reusable carrier for burn-in/testing on non packaged die |
US5530376A (en) * | 1993-08-25 | 1996-06-25 | Sunright Limited | Reusable carrier for burn-in/testing of non packaged die |
US5373627A (en) * | 1993-11-23 | 1994-12-20 | Grebe; Kurt R. | Method of forming multi-chip module with high density interconnections |
US5391514A (en) * | 1994-04-19 | 1995-02-21 | International Business Machines Corporation | Low temperature ternary C4 flip chip bonding method |
DE69522390T2 (de) * | 1994-06-09 | 2002-02-14 | Honda Motor Co Ltd | Gegenstand hergestelt durch Verbinden von zwei Bauteilen und Hartlotzusatzmetall |
JP2793528B2 (ja) * | 1995-09-22 | 1998-09-03 | インターナショナル・ビジネス・マシーンズ・コーポレイション | ハンダ付け方法、ハンダ付け装置 |
US6006981A (en) * | 1996-11-19 | 1999-12-28 | Texas Instruments Incorporated | Wirefilm bonding for electronic component interconnection |
KR100244580B1 (ko) | 1997-06-24 | 2000-02-15 | 윤종용 | 금속 범프를 갖는 회로 기판의 제조 방법 및 그를 이용한 반도체 칩 패키지의 제조 방법 |
EP1109214A1 (de) * | 1999-12-16 | 2001-06-20 | Infineon Technologies AG | Anordnung und Verfahren zur Kontaktierung von Schaltkreisen |
DE60109339T2 (de) * | 2000-03-24 | 2006-01-12 | Texas Instruments Incorporated, Dallas | Verfahren zum Drahtbonden |
US6429042B1 (en) * | 2000-04-04 | 2002-08-06 | General Electric Company | Method of reducing shear stresses on IC chips and structure formed thereby |
US6580165B1 (en) * | 2000-11-16 | 2003-06-17 | Fairchild Semiconductor Corporation | Flip chip with solder pre-plated leadframe including locating holes |
US6445069B1 (en) | 2001-01-22 | 2002-09-03 | Flip Chip Technologies, L.L.C. | Electroless Ni/Pd/Au metallization structure for copper interconnect substrate and method therefor |
DE10125372B4 (de) * | 2001-05-23 | 2007-09-13 | Infineon Technologies Ag | Mischung zur Verwendung als Antireflexionsschicht, Substrat mit einer Antireflexionsschicht und Verfahren zur Herstellung einer Antireflexionsschicht |
JP3898077B2 (ja) * | 2001-11-13 | 2007-03-28 | 株式会社フジクラ | フレキシブルプリント配線板の製造方法 |
WO2004084294A1 (en) * | 2003-03-18 | 2004-09-30 | Koninklijke Philips Electronics N.V. | Method of manufacturing a semiconductor device, semiconductor device obtained by means of said method, and device for carrying outsuch a method |
JP5159273B2 (ja) * | 2007-11-28 | 2013-03-06 | ルネサスエレクトロニクス株式会社 | 電子装置の製造方法 |
JP5732631B2 (ja) | 2009-09-18 | 2015-06-10 | ボンドテック株式会社 | 接合装置および接合方法 |
Family Cites Families (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3031747A (en) * | 1957-12-31 | 1962-05-01 | Tung Sol Electric Inc | Method of forming ohmic contact to silicon |
US3544857A (en) * | 1966-08-16 | 1970-12-01 | Signetics Corp | Integrated circuit assembly with lead structure and method |
US3646670A (en) * | 1968-07-19 | 1972-03-07 | Hitachi Chemical Co Ltd | Method for connecting conductors |
GB1256518A (ko) * | 1968-11-30 | 1971-12-08 | ||
US3968075A (en) * | 1969-02-24 | 1976-07-06 | Doucette Edward I | Molding composition and articles molded therefrom |
US3744121A (en) * | 1970-08-15 | 1973-07-10 | Asahi Glass Co Ltd | Process for soldering difficultly solderable metals, such as si, ge, al, ti, zr and ta |
US3680198A (en) * | 1970-10-07 | 1972-08-01 | Fairchild Camera Instr Co | Assembly method for attaching semiconductor devices |
US3832769A (en) * | 1971-05-26 | 1974-09-03 | Minnesota Mining & Mfg | Circuitry and method |
GB1339660A (en) * | 1971-11-20 | 1973-12-05 | Ferranti Ltd | Supports for semiconductor devices |
JPS5221980B2 (ko) * | 1972-02-19 | 1977-06-14 | ||
US3781596A (en) * | 1972-07-07 | 1973-12-25 | R Galli | Semiconductor chip carriers and strips thereof |
US3811186A (en) * | 1972-12-11 | 1974-05-21 | Ibm | Method of aligning and attaching circuit devices on a substrate |
US3986255A (en) * | 1974-11-29 | 1976-10-19 | Itek Corporation | Process for electrically interconnecting chips with substrates employing gold alloy bumps and magnetic materials therein |
DE2554691C2 (de) * | 1974-12-10 | 1982-11-18 | Western Electric Co., Inc., 10038 New York, N.Y. | Verfahren zum Herstellen elektrischer Leiter auf einem isolierenden Substrat und danach hergestellte Dünnschichtschaltung |
JPS5916404B2 (ja) * | 1975-09-10 | 1984-04-16 | 日本電気株式会社 | 半導体装置 |
JPS5295972A (en) * | 1976-02-09 | 1977-08-12 | Hitachi Ltd | Semiconductor element |
US4142662A (en) * | 1978-01-27 | 1979-03-06 | Bell Telephone Laboratories, Incorporated | Method of bonding microelectronic chips |
US4209355A (en) * | 1978-07-26 | 1980-06-24 | National Semiconductor Corporation | Manufacture of bumped composite tape for automatic gang bonding of semiconductor devices |
US4332341A (en) * | 1979-12-26 | 1982-06-01 | Bell Telephone Laboratories, Incorporated | Fabrication of circuit packages using solid phase solder bonding |
FR2492164B1 (fr) * | 1980-10-15 | 1987-01-23 | Radiotechnique Compelec | Procede de realisation simultanee de liaisons electriques multiples, notamment pour le raccordement electrique d'une micro-plaquette de semiconducteurs |
EP0067993A1 (en) * | 1980-12-30 | 1983-01-05 | Mostek Corporation | Die attachment exhibiting enhanced quality and reliability |
JPS57152147A (en) * | 1981-03-16 | 1982-09-20 | Matsushita Electric Ind Co Ltd | Formation of metal projection on metal lead |
JPS58151037A (ja) * | 1982-03-02 | 1983-09-08 | Mitsubishi Metal Corp | 半導体装置用pb合金ろう材 |
US4666078A (en) * | 1982-04-20 | 1987-05-19 | Seiko Epson Kabushiki Kaisha | Electroless plated terminals of display panel |
FR2541044A1 (fr) * | 1983-02-21 | 1984-08-17 | Ebauchesfabrik Eta Ag | Procede de montage d'une plaquette de circuit integre sur un substrat |
SU1199502A1 (ru) * | 1983-05-20 | 1985-12-23 | Предприятие П/Я А-3759 | Способ пайки многослойных печатных плат |
US4545610A (en) * | 1983-11-25 | 1985-10-08 | International Business Machines Corporation | Method for forming elongated solder connections between a semiconductor device and a supporting substrate |
-
1987
- 1987-09-22 EP EP87113855A patent/EP0264648B1/en not_active Expired - Lifetime
- 1987-09-22 DE DE8787113855T patent/DE3785720T2/de not_active Expired - Fee Related
- 1987-09-25 US US07/101,245 patent/US4808769A/en not_active Expired - Fee Related
- 1987-09-25 KR KR1019870010660A patent/KR910002454B1/ko not_active IP Right Cessation
-
1988
- 1988-10-17 US US07/260,472 patent/US4857671A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
EP0264648A1 (en) | 1988-04-27 |
US4857671A (en) | 1989-08-15 |
US4808769A (en) | 1989-02-28 |
KR910002454B1 (ko) | 1991-04-22 |
DE3785720T2 (de) | 1993-08-12 |
DE3785720D1 (de) | 1993-06-09 |
EP0264648B1 (en) | 1993-05-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR880004733A (ko) | 필름 캐리어 및 이 필름 캐리어를 이용한 본딩 방법 | |
KR880003400A (ko) | 전자부품의 본딩용 시이트 및 그것을 이용한 전자부품의 본딩방법 | |
US5270492A (en) | Structure of lead terminal of electronic device | |
US4542259A (en) | High density packages | |
KR950000902A (ko) | 고온의 무연 주석 기제 다-성분 납땜 합금 | |
KR970010893B1 (ko) | 동력학적 땜납 페이스트 조성물 | |
US4268585A (en) | Soldering to a gold member | |
WO2006059578A1 (ja) | 電気接点部品、同軸コネクタおよびそれらを用いた電気回路装置 | |
JPS61142750A (ja) | 絶縁基板 | |
KR950024315A (ko) | 반도체용 리드 프레임 및 그 제조방법 | |
KR930023107A (ko) | 자체 정렬 적용에 적합한 금-주석 땜납 | |
JP4055158B2 (ja) | リードフレーム及びリードフレームを備えた半導体装置 | |
JPH0649238B2 (ja) | Cu系材料接合用はんだ及びはんだ付方法 | |
KR100404563B1 (ko) | 전자부품, 이 전자부품을 실장한 전자 기기 및 그 제조방법 | |
KR900001458A (ko) | 땜납합금 및 이를 사용한 전자회로장치 | |
JP2637863B2 (ja) | 半導体装置 | |
JP2651608B2 (ja) | 電子部品搭載用基板 | |
JPH0985484A (ja) | 鉛フリーはんだとそれを用いた実装方法及び実装品 | |
JPH03255637A (ja) | ダイボンディング用半田 | |
JPS61124071A (ja) | 電気的接続装置 | |
JP2001244622A (ja) | 電子回路装置 | |
JPH0341475Y2 (ko) | ||
JPH04307944A (ja) | 半導体素子の接続材料および半導体装置 | |
JPS6457628A (en) | Electronic component with conductive layer | |
JP3540249B2 (ja) | 半導体デバイスパッケージの外部リードを外部電極に接続する方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 19940323 Year of fee payment: 4 |
|
LAPS | Lapse due to unpaid annual fee |