KR101520485B1 - 반도체 소자 및 그 제조 방법 - Google Patents

반도체 소자 및 그 제조 방법 Download PDF

Info

Publication number
KR101520485B1
KR101520485B1 KR1020080072871A KR20080072871A KR101520485B1 KR 101520485 B1 KR101520485 B1 KR 101520485B1 KR 1020080072871 A KR1020080072871 A KR 1020080072871A KR 20080072871 A KR20080072871 A KR 20080072871A KR 101520485 B1 KR101520485 B1 KR 101520485B1
Authority
KR
South Korea
Prior art keywords
region
gate electrode
drain region
source region
trench
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020080072871A
Other languages
English (en)
Korean (ko)
Other versions
KR20090012159A (ko
Inventor
마사유키 하시타니
Original Assignee
세이코 인스트루 가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 세이코 인스트루 가부시키가이샤 filed Critical 세이코 인스트루 가부시키가이샤
Publication of KR20090012159A publication Critical patent/KR20090012159A/ko
Application granted granted Critical
Publication of KR101520485B1 publication Critical patent/KR101520485B1/ko
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/01Manufacture or treatment
    • H10D64/025Manufacture or treatment forming recessed gates, e.g. by using local oxidation
    • H10D64/027Manufacture or treatment forming recessed gates, e.g. by using local oxidation by etching at gate locations
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0223Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/64Double-diffused metal-oxide semiconductor [DMOS] FETs
    • H10D30/65Lateral DMOS [LDMOS] FETs
    • H10D30/658Lateral DMOS [LDMOS] FETs having trench gate electrodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/149Source or drain regions of field-effect devices
    • H10D62/151Source or drain regions of field-effect devices of IGFETs 
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/17Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
    • H10D62/213Channel regions of field-effect devices
    • H10D62/221Channel regions of field-effect devices of FETs
    • H10D62/235Channel regions of field-effect devices of FETs of IGFETs
    • H10D62/292Non-planar channels of IGFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/20Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/27Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
    • H10D64/311Gate electrodes for field-effect devices
    • H10D64/411Gate electrodes for field-effect devices for FETs
    • H10D64/511Gate electrodes for field-effect devices for FETs for IGFETs
    • H10D64/517Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers
    • H10D64/519Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers characterised by their top-view geometrical layouts

Landscapes

  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)
KR1020080072871A 2007-07-27 2008-07-25 반도체 소자 및 그 제조 방법 Expired - Fee Related KR101520485B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2007195492A JP5165954B2 (ja) 2007-07-27 2007-07-27 半導体装置
JPJP-P-2007-00195492 2007-07-27

Publications (2)

Publication Number Publication Date
KR20090012159A KR20090012159A (ko) 2009-02-02
KR101520485B1 true KR101520485B1 (ko) 2015-05-14

Family

ID=40294497

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020080072871A Expired - Fee Related KR101520485B1 (ko) 2007-07-27 2008-07-25 반도체 소자 및 그 제조 방법

Country Status (5)

Country Link
US (2) US8716142B2 (enExample)
JP (1) JP5165954B2 (enExample)
KR (1) KR101520485B1 (enExample)
CN (1) CN101355105B (enExample)
TW (1) TWI459472B (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5738094B2 (ja) * 2010-09-14 2015-06-17 セイコーインスツル株式会社 半導体装置の製造方法
JP5881100B2 (ja) * 2011-12-22 2016-03-09 エスアイアイ・セミコンダクタ株式会社 半導体装置の製造方法
DE102015106688B4 (de) * 2015-04-29 2020-03-12 Infineon Technologies Ag Schalter mit einem feldeffekttransistor, insbesondere in einer integrierten schaltung zur verwendung in systemen mit lasten
JP2018089845A (ja) * 2016-12-02 2018-06-14 大日本印刷株式会社 個体認証用半導体チップ、個体認証媒体及び個体認証方法

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006019518A (ja) * 2004-07-01 2006-01-19 Seiko Instruments Inc 横型トレンチmosfet

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08264764A (ja) * 1995-03-22 1996-10-11 Toshiba Corp 半導体装置
JPH1065150A (ja) * 1996-08-14 1998-03-06 Yokogawa Electric Corp Dmos fet
JP3405681B2 (ja) * 1997-07-31 2003-05-12 株式会社東芝 半導体装置
JP3461277B2 (ja) * 1998-01-23 2003-10-27 株式会社東芝 半導体装置及びその製造方法
US6066533A (en) * 1998-09-29 2000-05-23 Advanced Micro Devices, Inc. MOS transistor with dual metal gate structure
US6956263B1 (en) * 1999-12-28 2005-10-18 Intel Corporation Field effect transistor structure with self-aligned raised source/drain extensions
US6531347B1 (en) * 2000-02-08 2003-03-11 Advanced Micro Devices, Inc. Method of making recessed source drains to reduce fringing capacitance
JP4780818B2 (ja) * 2000-03-03 2011-09-28 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
JP3651802B2 (ja) * 2002-09-12 2005-05-25 株式会社東芝 半導体装置の製造方法
KR100521369B1 (ko) * 2002-12-18 2005-10-12 삼성전자주식회사 고속도 및 저전력 소모 반도체 소자 및 그 제조 방법
JP2005136150A (ja) * 2003-10-30 2005-05-26 Oki Electric Ind Co Ltd 半導体装置及びその製造方法
JP4837902B2 (ja) * 2004-06-24 2011-12-14 富士通セミコンダクター株式会社 半導体装置
JP5110776B2 (ja) 2004-07-01 2012-12-26 セイコーインスツル株式会社 半導体装置の製造方法
US7102201B2 (en) * 2004-07-15 2006-09-05 International Business Machines Corporation Strained semiconductor device structures
JP4515305B2 (ja) * 2005-03-29 2010-07-28 富士通セミコンダクター株式会社 pチャネルMOSトランジスタおよびその製造方法、半導体集積回路装置の製造方法
JP4976658B2 (ja) * 2005-04-05 2012-07-18 セイコーインスツル株式会社 半導体装置の製造方法
US7569443B2 (en) * 2005-06-21 2009-08-04 Intel Corporation Complementary metal oxide semiconductor integrated circuit using raised source drain and replacement metal gate
KR100714307B1 (ko) * 2005-08-05 2007-05-02 삼성전자주식회사 활성영역 가장자리에 리세스영역을 갖는 반도체 장치 및 그형성방법
JP4410195B2 (ja) * 2006-01-06 2010-02-03 株式会社東芝 半導体装置及びその製造方法
DE102006015077B4 (de) * 2006-03-31 2010-12-23 Advanced Micro Devices, Inc., Sunnyvale Transistor mit abgesenkten Drain- und Source-Gebieten und Verfahren zur Herstellung desselben
US7410875B2 (en) * 2006-04-06 2008-08-12 United Microelectronics Corp. Semiconductor structure and fabrication thereof
US7719062B2 (en) * 2006-12-29 2010-05-18 Intel Corporation Tuned tensile stress low resistivity slot contact structure for n-type transistor performance enhancement
JP2008192985A (ja) * 2007-02-07 2008-08-21 Seiko Instruments Inc 半導体装置、及び半導体装置の製造方法
JP2009152394A (ja) * 2007-12-20 2009-07-09 Toshiba Corp 半導体装置及びその製造方法
JP5442951B2 (ja) * 2008-02-26 2014-03-19 セイコーインスツル株式会社 半導体装置の製造方法
JP4770885B2 (ja) * 2008-06-30 2011-09-14 ソニー株式会社 半導体装置

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006019518A (ja) * 2004-07-01 2006-01-19 Seiko Instruments Inc 横型トレンチmosfet

Also Published As

Publication number Publication date
US9276065B2 (en) 2016-03-01
JP2009032905A (ja) 2009-02-12
US20090026537A1 (en) 2009-01-29
CN101355105B (zh) 2012-06-27
TWI459472B (zh) 2014-11-01
CN101355105A (zh) 2009-01-28
US8716142B2 (en) 2014-05-06
US20140191313A1 (en) 2014-07-10
TW200924071A (en) 2009-06-01
KR20090012159A (ko) 2009-02-02
JP5165954B2 (ja) 2013-03-21

Similar Documents

Publication Publication Date Title
KR100400079B1 (ko) 트랜치 게이트 구조를 갖는 전력용 반도체 소자의 제조 방법
KR100363353B1 (ko) 반도체 장치 및 그 제조 방법
CN105448712B (zh) 半导体装置的制造方法
KR20040033111A (ko) 역티 형태의 게이트 전극을 갖는 모스 트랜지스터들 및 그제조방법들
KR101546537B1 (ko) 반도체 소자 및 그 제조 방법
KR101543792B1 (ko) 반도체 장치 및 그 제조 방법
KR20000006579A (ko) 반도체장치및그의제조방법
US8236648B2 (en) Trench MOS transistor and method of manufacturing the same
US7705399B2 (en) Semiconductor device with field insulation film formed therein
KR101520485B1 (ko) 반도체 소자 및 그 제조 방법
KR20050058242A (ko) 낮은 기생 저항을 가진 트렌치 mosfet 디바이스형성 방법
US7279367B1 (en) Method of manufacturing a thyristor semiconductor device
KR101530579B1 (ko) 반도체 소자 및 이의 제조 방법
US20030232475A1 (en) Method of fabricating LDMOS semiconductor devices
JPH09191106A (ja) 半導体装置およびその製造方法
JP2004063918A (ja) 横型mosトランジスタ
KR100840659B1 (ko) 디이모스 소자의 제조 방법
JPH11186402A (ja) 半導体装置及び半導体製造方法
US7932140B2 (en) Semiconductor device and manufacturing method thereof
JP2009088449A (ja) 半導体装置およびその製造方法
KR100562330B1 (ko) 소자 분리막으로서의 수직 산화막을 갖는 모스 트랜지스터및 그 제조 방법
KR20010002494A (ko) 모스 트랜지스터의 제조방법
JP2010182820A (ja) 半導体装置およびその製造方法

Legal Events

Date Code Title Description
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301

A201 Request for examination
AMND Amendment
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

AMND Amendment
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E601 Decision to refuse application
PE0601 Decision on rejection of patent

St.27 status event code: N-2-6-B10-B15-exm-PE0601

AMND Amendment
E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

J201 Request for trial against refusal decision
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PJ0201 Trial against decision of rejection

St.27 status event code: A-3-3-V10-V11-apl-PJ0201

PB0901 Examination by re-examination before a trial

St.27 status event code: A-6-3-E10-E12-rex-PB0901

B701 Decision to grant
PB0701 Decision of registration after re-examination before a trial

St.27 status event code: A-3-4-F10-F13-rex-PB0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R14-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

FPAY Annual fee payment

Payment date: 20180418

Year of fee payment: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20210509

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20210509

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000