JPS624024B2 - - Google Patents
Info
- Publication number
- JPS624024B2 JPS624024B2 JP54160752A JP16075279A JPS624024B2 JP S624024 B2 JPS624024 B2 JP S624024B2 JP 54160752 A JP54160752 A JP 54160752A JP 16075279 A JP16075279 A JP 16075279A JP S624024 B2 JPS624024 B2 JP S624024B2
- Authority
- JP
- Japan
- Prior art keywords
- clock
- functional block
- data
- signal processing
- block unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Detection And Prevention Of Errors In Transmission (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16075279A JPS5685127A (en) | 1979-12-13 | 1979-12-13 | Digital signal processor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16075279A JPS5685127A (en) | 1979-12-13 | 1979-12-13 | Digital signal processor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5685127A JPS5685127A (en) | 1981-07-11 |
| JPS624024B2 true JPS624024B2 (cg-RX-API-DMAC7.html) | 1987-01-28 |
Family
ID=15721688
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16075279A Granted JPS5685127A (en) | 1979-12-13 | 1979-12-13 | Digital signal processor |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5685127A (cg-RX-API-DMAC7.html) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5821954A (ja) * | 1981-08-03 | 1983-02-09 | Iwatsu Electric Co Ltd | ボタン電話装置における受信方式 |
| JPS61139139A (ja) * | 1984-12-11 | 1986-06-26 | Toshiba Corp | 半導体装置の同期化方法およびこれに用いる半導体装置 |
| CA1278627C (en) * | 1986-01-07 | 1991-01-02 | Naonobu Fujimoto | Hierarchical data transmission system |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2144780A1 (de) * | 1971-09-08 | 1973-03-15 | Licentia Gmbh | Nachrichtenuebertragungssystem mit einem kabel mit parallelgefuehrten glasfaserlichtleitungen |
| JPS5551372B2 (cg-RX-API-DMAC7.html) * | 1973-08-15 | 1980-12-24 |
-
1979
- 1979-12-13 JP JP16075279A patent/JPS5685127A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5685127A (en) | 1981-07-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2725258B2 (ja) | 集積回路装置 | |
| US5457698A (en) | Test circuit having a plurality of scan latch circuits | |
| KR880009381A (ko) | 반도체 집적회로장치 | |
| JPH06105285B2 (ja) | 半導体集積回路装置 | |
| JPH01132980A (ja) | テスト機能付電子回路装置 | |
| JPS624024B2 (cg-RX-API-DMAC7.html) | ||
| US4910734A (en) | Intergrated circuit having testing function circuit and control circuit therefor | |
| JP2953435B2 (ja) | 遅延テスト方法および該遅延テスト方法に使用するフリップフロップ | |
| JPH05134007A (ja) | 半導体集積論理回路 | |
| JPS61258525A (ja) | 集積電子マルチプレクサ回路 | |
| JP2003255025A (ja) | 半導体集積回路 | |
| JPH0295284A (ja) | 半導体集積回路装置 | |
| JPH06188695A (ja) | 情報保持回路 | |
| JPH0196573A (ja) | 集積回路 | |
| JPH09281924A (ja) | 駆動装置 | |
| JP2000321331A (ja) | スキャンテスト回路及びこれを用いた半導体集積回路 | |
| JPS62278474A (ja) | 論理回路試験装置 | |
| JPH10307167A (ja) | 論理集積回路のテスト装置 | |
| JP2008258692A (ja) | クロック乗換回路 | |
| JP2583759B2 (ja) | M系列符号発生装置 | |
| JPH10163821A (ja) | 初期化回路 | |
| US20040207428A1 (en) | Single clock source for plural scan capture chains | |
| JPS61217778A (ja) | 論理回路試験方式 | |
| JPH04199314A (ja) | Lsi回路 | |
| JPS6316329A (ja) | 演算装置のデ−タ送出回路 |